Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2008-09-02
2008-09-02
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S022000, C711S105000, C711S170000, C365S063000
Reexamination Certificate
active
10842296
ABSTRACT:
A system including a host coupled to a serially connected chain of memory modules. In one embodiment, each of the memory modules includes a memory control hub for controlling access to a plurality of memory chips on the memory module. The memory modules are coupled serially in a chain to the host via a plurality of memory links. Each memory link may include an uplink for conveying transactions toward the host and a downlink for conveying transactions originating at the host to a next memory module in the chain. The uplink and the downlink may convey transactions using packets that include control and configuration packets and memory access packets. The memory control hub may convey a transaction received on a first downlink of a first memory link on a second downlink of a second memory link independent of decoding the transaction.
REFERENCES:
patent: 4604689 (1986-08-01), Burger
patent: 5822766 (1998-10-01), Purdham et al.
patent: 6226723 (2001-05-01), Gustavson et al.
patent: 6272601 (2001-08-01), Nunez et al.
patent: 6430648 (2002-08-01), Carnevale
patent: 6553446 (2003-04-01), Miller
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6658509 (2003-12-01), Bonella et al.
patent: 2002/0103945 (2002-08-01), Owen et al.
patent: 2002/0129215 (2002-09-01), Yoo et al.
patent: 2004/0054845 (2004-03-01), Ware et al.
patent: 2234372 (1991-01-01), None
patent: 2002278825 (2002-09-01), None
patent: WO 02/23353 (2002-03-01), None
“Differential Signaling”, Oct. 12, 2005, Wikipedia.org, http://en.wikipedia.org/wiki/Differential—signalling.
Hiraishi et al., “Preferable Improvements and Changes to FB-DIMM High-Speed Channel for 9.6Gbps Operation”, Jan. 2007, IEEE Computer Sociiety, Proceedings of the 2007 Conference on Asia South Pacific Design Automation, pp. 841-845.
Rixner, Scott, “Memory Controller Optimizations for Web Servers”, Dec. 2004, IEEE Computer Society, Proceedings of the 37thAnnual IEEE/ACM International Symposium on Microarchitecture, pp. 355-366.
Lin et al, “Thermal Modeling and Management of DRAM Memory Systems”, Jun. 2007, ACM, Proceedings of the 34thAnnual International Symposium on Computer Architecture, pp. 312-322.
Gulick Dale E.
Hewitt Larry D.
Hummel Mark D.
La Fetra Ross V.
Miranda Paul C.
Advanced Micro Devices , Inc.
Ingrassia Fisher & Lorenz P.C.
Rinehart Mark
Zaman Faisal M
LandOfFree
System including a host connected to a plurality of memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System including a host connected to a plurality of memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System including a host connected to a plurality of memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3953551