Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-09-09
2008-09-09
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11394122
ABSTRACT:
A layout device for an integrated circuit executes calculating a timing value with respect to each wiring path by a analysis based on connection information and delay information of wirings, determining a target value serving as an improvement target of the wiring path, detecting an error wiring path exhibiting the timing value larger than the target value, changing the wiring connection so that the error wiring path shows a timing value smaller than the target value, updating these piece of information into connection information and delay information of the wirings after changing the wiring connection, calculating a distribution about each wiring path by the analysis based on the post-updating connection information and the post-updating delay information of the wirings and a fluctuation factor, calculating a yield of the integrated circuit from the distribution, and judging whether or not the yield is within an allowable range of a predetermined value.
REFERENCES:
patent: 6684375 (2004-01-01), Tsukiyama et al.
patent: 7111260 (2006-09-01), Visweswariah
patent: 7239997 (2007-07-01), Yonezawa
patent: 7320118 (2008-01-01), Homma et al.
patent: 2004/0167756 (2004-08-01), Yonezawa
patent: 2004/0261044 (2004-12-01), Yonezawa
patent: 2005/0065765 (2005-03-01), Visweswariah
patent: 2007/0143722 (2007-06-01), Venkateswaran et al.
patent: 2007/0168903 (2007-07-01), Kahng et al.
patent: 2007/0234256 (2007-10-01), Chang et al.
patent: 2004-252831 (2004-09-01), None
patent: 2005-11892 (2005-01-01), None
patent: 2005-92885 (2005-04-01), None
Gattiker et al., “Timing Yield Estimation from Static Timing Analysis,” 2001 IEEE, pp. 437-442,
Guthaus et al., “Gate Sizing Using Incremental Parameterized Statistical Timing Analysis,” 2005 IEEE, pp. 1026-1033.
Heloue et al., “Statistical Timing Analysis with Two-sided Constraints,” 2005 IEEE, pp. 828-835.
Tsukiyama, “Toward Stochastic Design for Digital Circuits—Statistical Static Timing Analysis,” 2004 IEEE, pp. 762-767.
Fujitsu Limited
Garbowski Leigh Marie
Staas & Halsey , LLP
LandOfFree
Integrated circuit layout device, method thereof and program... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit layout device, method thereof and program..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit layout device, method thereof and program... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3951383