Semiconductor integrated circuit designing method and program

Details Semiconductor integrated circuit designing method and program Semiconductor integrated circuit designing method and program

2008-01-01

2008-01-01

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

11072493

ABSTRACT:
An object of the present invention is to prevent occurrence of an unconnected terminal during arrangement and connection, shorten the time required for automatic arrangement and connection, improve a yield, and improve the properties of a cell. A recognized object-of-wiring thinning cell (minimum-rule cell) is temporarily replaced with a preferred-rule cell. Since a block has a free region devoid of a cell, an event that a replaced preferred-rule cell interferes with an adjoining one and is not separated from the adjoining one by a predetermined pitch will not take place. Even when the replaced cell interferes with the adjoining one, since the block has the free region devoid of a cell, the cell can be moved to a position at which it will not interfere with the adjoining one. An event that the cell is not separated from the adjoining one by the predetermined pitch will not take place. When all object-of-wiring thinning cells have been treated, reconnection is performed. When processing is terminated, a region of the block is modified.

REFERENCES:
patent: 5414637 (1995-05-01), Bertin et al.
patent: 6118937 (2000-09-01), Iwasaki
patent: 6385761 (2002-05-01), Breid
patent: 6467069 (2002-10-01), Mehrotra et al.
patent: 7127694 (2006-10-01), Watanabe et al.
patent: 7216325 (2007-05-01), Ohshige
patent: 2002/0078425 (2002-06-01), Mehrotra et al.
patent: 2003/0177458 (2003-09-01), Beattie et al.
patent: 2004/0049753 (2004-03-01), Kabuo
patent: 2005/0081176 (2005-04-01), Ohshige
patent: 2005/0108669 (2005-05-01), Shibuya
patent: 2005/0166176 (2005-07-01), Watanabe et al.
patent: 2007/0011638 (2007-01-01), Watanabe et al.
patent: 02-291148 (1990-11-01), None
patent: 05-063081 (1993-03-01), None
patent: 2004-172594 (2004-06-01), None
Li e tal., “Routability-driven Placement and White Space Allocation”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 7-11, 2004, pp. 394-401.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit designing method and program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit designing method and program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit designing method and program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3942314