Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-04-01
2008-04-01
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C709S223000, C711S133000, C711S159000, C711S205000, C711S206000
Reexamination Certificate
active
11098062
ABSTRACT:
A method for maximizing page locality within a networking system operationally attached to a plurality of processing entities wherein each processing entity either shares or includes a corresponding memory hierarchy wherein each memory hierarchy has a table of pages temporally managed by access from the networking system is disclosed. The method includes providing at least one memory access channel to each memory hierarchy and moving information to and from pages in the memory hierarchy of a particular processing entity via its associated memory access channels.
REFERENCES:
patent: 5909686 (1999-06-01), Muller et al.
patent: 5920566 (1999-07-01), Hendel et al.
patent: 5923847 (1999-07-01), Hagersten et al.
patent: 5938736 (1999-08-01), Muller et al.
patent: 5940401 (1999-08-01), Frazier, Jr. et al.
patent: 6014380 (2000-01-01), Hendel et al.
patent: 6016310 (2000-01-01), Muller et al.
patent: 6021132 (2000-02-01), Muller et al.
patent: 6049528 (2000-04-01), Hendel et al.
patent: 6081512 (2000-06-01), Muller et al.
patent: 6081522 (2000-06-01), Hendel et al.
patent: 6088356 (2000-07-01), Hendel et al.
patent: 6115378 (2000-09-01), Hendel et al.
patent: 6128666 (2000-10-01), Muller et al.
patent: 6246680 (2001-06-01), Muller et al.
patent: 6308246 (2001-10-01), Hagersten et al.
patent: 6587866 (2003-07-01), Modi et al.
patent: 6591303 (2003-07-01), Hendel et al.
patent: 6631484 (2003-10-01), Born
patent: 6633946 (2003-10-01), Hendel
patent: 6667980 (2003-12-01), Modi et al.
patent: 6735206 (2004-05-01), Oki et al.
patent: 2004/0098496 (2004-05-01), Wolrich et al.
Marr, Deborah T. et al. “Hyper-Threading Technology Architecture and Microarchitecture”Intel Technology Journalvol. 6, Issue 1, Feb. 14, 2002: pp. 4-57.
Magro, William. et al. “Hyper-Threading Technology: Impact on Compute-Intensive Workload”Intel Technology Journalvol. 6, Issue 1, Feb. 14, 2002: pp. 58-66.
Melvin, Steve et al. “A Massively Multithreaded Packet Processor”NP2: Workshop on Network Processors, The 9th International Symposium on High-Performance Computer Architecture, Anaheim, California, Feb. 8-9, 2003.
Stevens, W. Richard. TCP/IP Illustared vol. 1, Chapters 1 and 2: pp. 1-32, Addison-Wesley, 1996.
Muller Shimon
Puri Rahoul
Wong Michael
Kowert Robert C.
Otto Alan M
Sparks Donald
Sun Microsystems Inc.
LandOfFree
Method for maximizing page locality does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for maximizing page locality, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for maximizing page locality will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3942105