Operational cycle assignment in a configurable IC

Details Operational cycle assignment in a configurable IC Operational cycle assignment in a configurable IC

2008-09-23

2008-09-23

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

11081854

ABSTRACT:
Some embodiments provide a method of designing a configurable integrated circuit (“IC”) with several configurable circuits. The method receives a design having several sets of operations for the configurable circuits to perform in different operational cycles. For at least a first set of operations that has a start operation and an end operation, the method assigns a particular operation in the first set to a first operational cycle based at least partially on the position of the particular operation with respect to the start and end operations.

REFERENCES:
patent: 4594661 (1986-06-01), Moore et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5349250 (1994-09-01), New
patent: 5357153 (1994-10-01), Chiang et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5426378 (1995-06-01), Ong
patent: 5488404 (1996-01-01), Fleck et al.
patent: 5521835 (1996-05-01), Trimberger
patent: 5552721 (1996-09-01), Gould
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5610829 (1997-03-01), Trimberger
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5631578 (1997-05-01), Clinton et al.
patent: 5646544 (1997-07-01), Iadanza
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5659484 (1997-08-01), Bennett et al.
patent: 5692147 (1997-11-01), Larsen et al.
patent: 5694057 (1997-12-01), Gould
patent: 5701441 (1997-12-01), Trimberger
patent: 5719889 (1998-02-01), Iadanza
patent: 5732239 (1998-03-01), Tobagi et al.
patent: 5732246 (1998-03-01), Gould et al.
patent: 5734925 (1998-03-01), Tobagi et al.
patent: 5737235 (1998-04-01), Kean et al.
patent: 5745422 (1998-04-01), Iadanza
patent: 5745734 (1998-04-01), Craft et al.
patent: 5764954 (1998-06-01), Fuller et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5802003 (1998-09-01), Iadanza et al.
patent: 5815726 (1998-09-01), Cliff
patent: 5825662 (1998-10-01), Trimberger
patent: 5889411 (1999-03-01), Chaudhary
patent: 5914616 (1999-06-01), Young et al.
patent: 5914906 (1999-06-01), Iadanza et al.
patent: 6023421 (2000-02-01), Clinton et al.
patent: 6038192 (2000-03-01), Clinton et al.
patent: 6038392 (2000-03-01), Ashar et al.
patent: 6044031 (2000-03-01), Iadanza et al.
patent: 6054873 (2000-04-01), Laramie
patent: 6069490 (2000-05-01), Ochotta et al.
patent: 6075745 (2000-06-01), Gould et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6086628 (2000-07-01), Dave et al.
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6091263 (2000-07-01), New et al.
patent: 6091645 (2000-07-01), Iadanza
patent: 6110223 (2000-08-01), Southgate et al.
patent: 6118707 (2000-09-01), Gould et al.
patent: 6130854 (2000-10-01), Gould et al.
patent: 6140839 (2000-10-01), Kaviani et al.
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6152612 (2000-11-01), Liao et al.
patent: 6175247 (2001-01-01), Scalera et al.
patent: 6184707 (2001-02-01), Norman et al.
patent: 6233191 (2001-05-01), Gould et al.
patent: 6381732 (2002-04-01), Burnham et al.
patent: 6480954 (2002-11-01), Trimberger
patent: 6487709 (2002-11-01), Keller et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6515509 (2003-02-01), Baxter
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6545501 (2003-04-01), Bailis et al.
patent: 6593771 (2003-07-01), Bailis et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6603330 (2003-08-01), Snyder
patent: 6629308 (2003-09-01), Baxter
patent: 6636070 (2003-10-01), Altaf
patent: 6667635 (2003-12-01), Pi et al.
patent: 6668361 (2003-12-01), Bailis et al.
patent: 6675309 (2004-01-01), Baxter
patent: 6691301 (2004-02-01), Bowen
patent: 6701494 (2004-03-01), Giddens et al.
patent: 6714041 (2004-03-01), Darling et al.
patent: 6806730 (2004-10-01), Bailis et al.
patent: 6829756 (2004-12-01), Trimberger
patent: 6831479 (2004-12-01), Lo
patent: 6851101 (2005-02-01), Kong et al.
patent: 7073158 (2006-07-01), McCubbrey
patent: 7138827 (2006-11-01), Trimberger
patent: 7193440 (2007-03-01), Schmit et al.
patent: 2002/0008541 (2002-01-01), Young et al.
patent: 2002/0113619 (2002-08-01), Wong
patent: 2002/0125910 (2002-09-01), New et al.
patent: 2002/0125914 (2002-09-01), Kim
patent: 2002/0163357 (2002-11-01), Ting
patent: 2003/0042931 (2003-03-01), Ting
patent: 2003/0080777 (2003-05-01), Baxter
patent: 2003/0110430 (2003-06-01), Bailis et al.
patent: 2004/0196066 (2004-10-01), Ting
patent: 2005/0134308 (2005-06-01), Okada et al.
patent: 2005/0193359 (2005-09-01), Gupta et al.
patent: 2006/0220716 (2006-10-01), Nicolaidis
patent: 2006/0225002 (2006-10-01), Hassoun et al.
“§3 Programmable Logic Devices,”Digital System Design, 2001 Month N/A, pp. 3.1-3.28.
“The Effect of SRAM Table Sharing and Cluster Size on FPGA Area”, NPL Date Unknown, pp. 1-10.
“Unifying Sequential and Spatial Computing with a Single Instruction Set Architecture,”ISCA '04, Jun. 19-23, 2004, ACM, Munchen, Oberbayern, Germany.
Agrawal, O., et al., “An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-gating Functions,”FPGA 99, Feb. 1999, pp. 17-26, ACM, Monterey, California, USA.
Ahmed, E., et al., “The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density,”FPGA 2000, Feb. 2000, ACM, Monterey, California, USA.
Alexander, M.J., et al., “Placement and Routing for Performance-Oriented FPGA Layout,”VLSI Design: An International Journal of Custom-Chip Design, Simulation, and Testing, 1998 Month N/A, vol. 7, No. 1, pp. 1-23.
Barker, R., “QuickSilver ACM SilverStream Design Methodology with the Inspire SDK Tool Set,”A Technology Application Whitepaper, Jan. 26, 2004, pp. 1-8, QuickSilver Technology, Inc., San Jose, California, USA.
Butts, M., “Future Directions of Dynamically Reprogrammable Systems,”IEEE 1995 Custom Integrated Circuits Conference, May 1995, pp. 487-494, IEEE.
Camposano, R., “The Growing Semiconductor Zoo: ASICs, CSSP, ASSP, ASIP, Structural Arrays, FPGAs, Processor Arrays, Platforms . . . and Other Animalia,” Aug. 29, 2003, pp. 1-74, Synopsys, Inc.
Compton, K., et al., “An Introduction to Reconfigurable Computing,”IEEE Computer, Apr. 2000.
Cong, J., et al., “Optimally and Stability Study of Timing-Driven Placement Algorithms,”ICCAD-2003: International Conference on Computer Aided Design, Nov. 2003.
Dehon, A., “Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why don't you really want 100% LUT utilization),”Proceedings of the International Symposium on Field Programmable Gate Arrays,Feb. 1999, pp. 125-134.
Dehon, A., et al., “DPGA-Coupled Microprocessors: Commodity ICs for the Early 21stCentury,”FCCM '94-IEEE Workshop on FPGAs for Custom Computing Machines,Apr. 1994, Napa Valley, California, USA.
Dehon, A., et al., “Reconfigurable Computing: What, Why, and Implications for Design Automation,”DAC 1999, Jun. 1999, ACM, New Orleans, Louisiana.
Enzler, R., et al., “Virtualizing Hardware with Multi-Context Reconfigurable Arrays,”Lecture Notes in Computer Science, Sep. 2003, pp. 151-160.
George, V., “Low Energy Field-Programmable Gate Array,”A Disseration Submitted in Partial Satisfaction of the Requirements for the Degree of Doctor of Philosophy in Engineering-Electrical Engineering and Computer Sciences in the Graduate Division of the University of California, Berkeley, Fall 2000 Month N/A, pp. 1-190.
Giraud-Carrier, C., “A Reconfigurable Data Flow Machine for Implementing Functional Programming Languages,”SIGPLAN Notices, Sep. 1994, vol. 29 (9): 22-28.
Goldstein, S.C., et al., “PipeRench: A Coprocessor for Streaming Multimedia Acceleration,”International Symposium on Computer Architecture(ISCA), May 1999, pp. 28-39.
Goldstein, S.C., et al., “PipeRench: A Reconfigurable Architecture and Compiler,” Apr. 2000, pp. 70-77, IEEE.
Hauck, S., et al., “Montage: An FPGA for Synchronous and Asynchronous Circuits,”Field-Programmable Gate Arrays: Architectures and Tools for Rapi

Affiliated with

Also associated with

Rating

Operational cycle assignment in a configurable IC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operational cycle assignment in a configurable IC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operational cycle assignment in a configurable IC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3931700