Semiconductor device having recess and planarized layers

Details Semiconductor device having recess and planarized layers Semiconductor device having recess and planarized layers

2008-01-29

2008-01-29

Nhu, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S301000, C257S310000, C257S296000, C257SE21545, C257SE21645, C257SE21646

Reexamination Certificate

active

11331573

ABSTRACT:
A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a silicon substrate having an electrically isolated active area. A gate oxide, as well as other components of a FET (e.g., source, drain) are formed in the active area. A self aligned floating gate is formed by depositing a conductive layer (e.g., polysilicon) into the recess and over the gate oxide. The conductive layer is then chemically mechanically planarized to an endpoint of the isolation layer so that all of the conductive layer except material in the recess and on the gate oxide is removed. Following formation of the floating gate an insulating layer is formed on the floating gate and a control gate is formed on the insulating layer.

REFERENCES:
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4818725 (1989-04-01), Lichtel, Jr. et al.
patent: 4833094 (1989-05-01), Kenney
patent: 4997781 (1991-03-01), Tigelaar
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5047362 (1991-09-01), Bergemont
patent: 5235200 (1993-08-01), Komori et al.
patent: 5270234 (1993-12-01), Huang et al.
patent: 5290721 (1994-03-01), Yoshimi et al.
patent: 5292673 (1994-03-01), Shinriki et al.
patent: 5451803 (1995-09-01), Oji et al.
patent: 5705415 (1998-01-01), Orlowski et al.
patent: 5712179 (1998-01-01), Yuan
patent: 5763309 (1998-06-01), Chang
patent: 5767005 (1998-06-01), Doan et al.
patent: 5892257 (1999-04-01), Acocella et al.
patent: 6054733 (2000-04-01), Doan et al.
patent: 6271561 (2001-08-01), Doan
patent: 6281103 (2001-08-01), Doan
patent: 6420249 (2002-07-01), Doan et al.
patent: 6780740 (2004-08-01), Doan et al.
patent: 6914310 (2005-07-01), Doan et al.
patent: 7049238 (2006-05-01), Doan et al.
William J. Patrick et al., “Application of Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections”, J. Electrochemical Society, vol. 138, Jun. 1991.

Affiliated with

Also associated with

Rating

Semiconductor device having recess and planarized layers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having recess and planarized layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having recess and planarized layers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3930429