Method and apparatus for appending buffer areas to requested...

Details Method and apparatus for appending buffer areas to requested... Method and apparatus for appending buffer areas to requested...

2008-09-23

2008-09-23

Elmore, Stephen C. (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C711S135000, C711S154000, C711S170000

Reexamination Certificate

active

11044171

ABSTRACT:
An information processing apparatus has a CPU, a memory, a cache memory and a cache controller. When an acquisition of an area of a prescribed size is requested in the memory, a size equivalent to at least two lines serving as a cache unit is added to the prescribed size requested and this area is reserved in the memory. The area reserved is allocated to an uncacheable memory area of this memory.

REFERENCES:
patent: 5933847 (1999-08-01), Ogawa
patent: 6115799 (2000-09-01), Ogawa
patent: 6470413 (2002-10-01), Ogawa
patent: 6604168 (2003-08-01), Ogawa
patent: 6772421 (2004-08-01), Ogawa
patent: 2004/0107329 (2004-06-01), Krejsa
patent: 2004/0221120 (2004-11-01), Abrashkevich et al.
patent: 2004/0225857 (2004-11-01), Ogawa
patent: 2005/0091459 (2005-04-01), Quach et al.
patent: 2005/0160234 (2005-07-01), Newburn et al.

Affiliated with

Also associated with

Rating

Method and apparatus for appending buffer areas to requested... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for appending buffer areas to requested..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for appending buffer areas to requested... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3929405