Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Reexamination Certificate
2008-04-01
2008-04-01
Elmore, Stephen (Department: 2185)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
C711S130000, C711S144000, C711S147000, C711S154000, C711S156000
Reexamination Certificate
active
11144207
ABSTRACT:
In a multiprocessor system, accesses to a given processor's banked cache are controlled such that shared data accesses are directed to one or more banks designated for holding shared data and/or non-shared data accesses are directed to one or more banks designated for holding non-shared data. A non-shared data bank may be designated exclusively for holding non-shared data, so that shared data accesses do not interfere with non-shared accesses to that bank. Also, a shared data bank may be designated exclusively for holding shared data, and one or more banks may be designated for holding both shared and non-shared data. An access control circuit directs shared and non-shared accesses to respective banks based on receiving a shared indication signal in association with the accesses. Further, in one or more embodiments, the access control circuit reconfigures one or more bank designations responsive to a bank configuration signal.
REFERENCES:
patent: 5854638 (1998-12-01), Tung
patent: 5943686 (1999-08-01), Arimilli et al.
patent: 7174415 (2007-02-01), Ironi et al.
patent: 2002/0073280 (2002-06-01), Ng
patent: 2003/0196041 (2003-10-01), Sturges et al.
Lilja et al, “Improving Memory Utilization in Cache Coherence Directories,” IEEE Transactions on Parallel and Distributed Systems, IEEE Service Center, Los Alamitos, CA, US, vol. 4, No. 10, Oct. 1, 1993, pp. 1130-1146, XP000432527, ISSN: 1045-9219.
Censier, et al, “A New Solution to Coherence Problems in Multicache Systems,” IEEE Transactions on Computeres, IEEE Service Center, Los Alamitos, CA, US, vol. C-27, No. 12, 12/01/7, pp. 1112-1118, XP000611768, ISSN: 0018-9340.
Dieffenderfer James Norris
Speier Thomas Philip
Agusta Joseph B.
Elmore Stephen
Pauley Nicholas J.
QUALCOMM Incorporated
Rouse Thomas
LandOfFree
Method and apparatus for segregating shared and non-shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for segregating shared and non-shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for segregating shared and non-shared... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3920207