Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2008-03-25
2008-03-25
Pert, Evan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C438S014000, C257SE23002
Reexamination Certificate
active
10492513
ABSTRACT:
A test structure comprising a test pattern is formed on a substrate. The test pattern includes a first comb structure having a plurality of tines, and a second structure. The second structure may be a snake structure having a plurality of side walls or a second comb structure having a plurality of side walls. The tines of the first comb structure are positioned within side walls of the snake structure or second comb structure. The tines of the first comb structure are offset from a center of the side walls. Test data collected from the test structure are analyzed, to estimate product yield. The test structure may have a lower layer pattern, such that topographical variations of the lower layer pattern propagate to an upper layer pattern of the test structure.
REFERENCES:
patent: 3983479 (1976-09-01), Lee et al.
patent: 4855253 (1989-08-01), Weber et al.
patent: 5051690 (1991-09-01), Maly et al.
patent: 5723874 (1998-03-01), Baker et al.
patent: 6261956 (2001-07-01), Shields
patent: 6362634 (2002-03-01), Jarvis et al.
patent: 6403389 (2002-06-01), Chang et al.
patent: 6577149 (2003-06-01), Doong et al.
patent: 6623995 (2003-09-01), Chen et al.
patent: 6873146 (2005-03-01), Liu
patent: 2002/0089345 (2002-07-01), Doong et al.
patent: 2002/0151093 (2002-10-01), Woo et al.
patent: 2003/0020503 (2003-01-01), Weiland et al.
patent: 2003/0020507 (2003-01-01), Song et al.
patent: 2003/0145292 (2003-07-01), Stine et al.
Ahmadi et al., A Model for Mechanical Wear and Abrasive Particle Adhesion during the Chemical Mechanical Polishing Process, Journal of The Electrochemical Society (2001), pp. G99-G109:148(3).
Buehler, M. G., Microelectronic Test Chips for VLSI Electronics, VLSI Electronics: Microstructures Science (1983), pp. 529-576, vol. 6, Chap. 9, Academic Press.
Chen et al., Pattern Planarization Model of Chemical Mechanical Polishing, Journal of The Electrochemical Society, (1999), pp. 744-748, 146 (2).
Ciplickas et al., “Predictive Yield Modeling of VLSIC's”, IEEE International Workshop on Statistical Metrology, Jun. 2000, Honolulu, HI.
Gan et al., Modeling of Reverse Tone Etchback Shallow Trench Isolation Chemical Mechanical Polishing, Journal of The Electrochemical Society, (2001), pp. G159-G165 148 (3).
Gotkis et al., Selectivity Switch Concept in Cu chemical mechanical planarization and its implementation on orbital tools, J. Vac. Sci. Technol., (Sep./Oct. 1999), pp. 2262-2271, B 17(5).
Ipri et al., Integrated Circuit Process and Design Rule Evaluation Techniques, RCA Review, Sep. 1977, pp. 323-350, vol. 38, No. 3.
Ohta et al., A Practical CMP Profile Model for LSI Design Application, pp. 195-198.
Ouma et al., An Integrated Characterization and Modeling Methodology for CMP Dielectric, Planarization, IEEE 1998.
Runnels et al., A Modeling Tool for Chemical-Mechanical Polishing Design and Evaluation, IEEE Transactions on Semiconductor Manufacturing, Aug. 1998, pp. 501-510, vol. 11, No. 3.
Stapper et al., Integrated Circuit Yield Management and Yield Analysis: Development and Implementation, IEEE Transactions on Semiconductor Manufacturing, May 1995, pp. 95-102, vol. 8, No. 2.
Stine, et al., Rapid Characterization and Modeling of Pattern-Dependent Variation in Chemical-Mechanical Polishing, IEEE Transactions on Semiconductor Manufacturing, Feb. 1998, pp. 129-140, vol. 11, No. 1.
Telfeyan et al., A Multilevel approach to the control of a chemical-mechanical planarization process, J. Vac. Sci. Technol., May/Jun. 1996, pp. 1907-1903, A 14(3).
Sayah, Hoshyar R. & Buehler, Martin G., Comb/ Serpentine/ Cross-Bridge Test Structure for Fabrication Process Evaluation, 1988 IEEE Proceedings on Microelectric Test Structures, vol. 1, No. 1, Feb. 1988.
Ciplickas Dennis J.
Fei Yanwen
Stine Brian E.
Duane Morris LLP
Koffs Steven E
PDF Solutions, Inc.
Pert Evan
LandOfFree
Test structures and models for estimating the yield impact... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test structures and models for estimating the yield impact..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test structures and models for estimating the yield impact... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3911624