Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-10-16
2007-10-16
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10883502
ABSTRACT:
Some embodiments provide a method that defines a set of connections that connect the nodes in a configurable node array. The method identifies different sets of connections for connecting a set of the nodes. For each identified set of connections, the method computes a metric score that quantifies a quality of the identified set of connections. The method then selects one of the identified sets of connections to connect the configurable nodes in the array.
REFERENCES:
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5349250 (1994-09-01), New
patent: 5357153 (1994-10-01), Chiang et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5521835 (1996-05-01), Trimberger
patent: 5552721 (1996-09-01), Gould
patent: 5610829 (1997-03-01), Trimberger
patent: 5631578 (1997-05-01), Clinton et al.
patent: 5646544 (1997-07-01), Iadanza
patent: 5659484 (1997-08-01), Bennett et al.
patent: 5692147 (1997-11-01), Larsen et al.
patent: 5694057 (1997-12-01), Gould
patent: 5719889 (1998-02-01), Iadanza
patent: 5732246 (1998-03-01), Gould et al.
patent: 5737235 (1998-04-01), Kean et al.
patent: 5745422 (1998-04-01), Iadanza
patent: 5745734 (1998-04-01), Craft et al.
patent: 5764954 (1998-06-01), Fuller et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5802003 (1998-09-01), Iadanza et al.
patent: 5815726 (1998-09-01), Cliff
patent: 5889411 (1999-03-01), Chaudhary
patent: 5914616 (1999-06-01), Young et al.
patent: 5914906 (1999-06-01), Iadanza et al.
patent: 6002991 (1999-12-01), Conn, Jr.
patent: 6023421 (2000-02-01), Clinton et al.
patent: 6038192 (2000-03-01), Clinton et al.
patent: 6044031 (2000-03-01), Iadanza et al.
patent: 6054873 (2000-04-01), Laramie
patent: 6069490 (2000-05-01), Ochotta et al.
patent: 6075745 (2000-06-01), Gould et al.
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6091263 (2000-07-01), New et al.
patent: 6091645 (2000-07-01), Iadanza
patent: 6107821 (2000-08-01), Kelem et al.
patent: 6110223 (2000-08-01), Southgate et al.
patent: 6118707 (2000-09-01), Gould et al.
patent: 6130854 (2000-10-01), Gould et al.
patent: 6140839 (2000-10-01), Kaviani et al.
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6175247 (2001-01-01), Scalera et al.
patent: 6184707 (2001-02-01), Norman et al.
patent: 6233191 (2001-05-01), Gould et al.
patent: 6292019 (2001-09-01), New et al.
patent: 6326651 (2001-12-01), Manabe
patent: 6326807 (2001-12-01), Veenstra et al.
patent: 6381732 (2002-04-01), Burnham et al.
patent: 6487709 (2002-11-01), Keller et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6496918 (2002-12-01), Dehon et al.
patent: 6515509 (2003-02-01), Baxter
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6545501 (2003-04-01), Bailis et al.
patent: 6593771 (2003-07-01), Bailis et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6603330 (2003-08-01), Snyder
patent: 6629308 (2003-09-01), Baxter
patent: 6636070 (2003-10-01), Altaf
patent: 6642744 (2003-11-01), Or-Bach et al.
patent: 6667635 (2003-12-01), Pi et al.
patent: 6668361 (2003-12-01), Bailis et al.
patent: 6675309 (2004-01-01), Baxter
patent: 6714041 (2004-03-01), Darling et al.
patent: 6806730 (2004-10-01), Bailis et al.
patent: 6831479 (2004-12-01), Lo
patent: 6838902 (2005-01-01), Elftmann et al.
patent: 6851101 (2005-02-01), Kong et al.
patent: 6992505 (2006-01-01), Zhou
patent: 7126372 (2006-10-01), Vadi et al.
patent: 7129746 (2006-10-01), Balasubramanian et al.
patent: 7145361 (2006-12-01), Rohe et al.
patent: 7193438 (2007-03-01), Rohe et al.
patent: 2002/0008541 (2002-01-01), Young et al.
patent: 2002/0125914 (2002-09-01), Kim
patent: 2002/0163357 (2002-11-01), Ting
patent: 2003/0042931 (2003-03-01), Ting
patent: 2003/0080777 (2003-05-01), Baxter
patent: 2003/0110430 (2003-06-01), Bailis et al.
patent: 2004/0196066 (2004-10-01), Ting
Camposano, R., “The Growing Semiconductor Zoo: ASICs, CSSP, ASSP, ASIP, Structured Arrays, FPGAs, Processor Arrays, Platforms . . . and Other Animalia,” 2003, slides 1-74, Synopsys, Inc.
U.S. Appl. No. 10/882,713, filed Jun. 30, 2004, Rohe, Final Rejection of Related Application dated Jul. 21, 2006.
U.S. Appl. No. 10/882,945, filed Jun. 30, 2004, Rohe, et al., Non-Final Rejection mailed Sep. 7, 2006 of Related Application.
“The Effect of SRAM Table Sharing and Cluster Size on FPGA Area”, NPL Date Unknown, pp. 1-10.
Compton, K., et al., “An Introduction to Reconfigurable Computing,”IEEE Computer, Apr. 2000.
Dehon, A., “DPGA Utilization and Application,”Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays FPGA, Feb. 11-13, 1996, Monterey, California, USA.
Enzler, R., et al., “Virtualizing Hardware with Multi-Context Reconfigurable Arrays,”Lecture Notes in Computer Science, Sep. 2003, pp. 151-160.
Giraud-Carrier, C., “A Reconfigurable Data Flow Machine for Implementing Functional Programming Languages,”SIGPLAN Notices, Sep. 1994, vol. 29 (9): 22-28.
Goldstein, S.C., et al., “PipeRench: A Coprocessor for Streaming Multimedia Acceleration,”International Symposium on Computer Architecture(ISCA), May 1999, pp. 28-39.
Hauck, S., et al., “Totem: Domain-Specific Reconfigurable Logic,”IEEE Transactions on VLSI Systems, 2006 Month N/A, pp. 1-25.
Kaviani, A., et al., “Computational Field Programmable Architecture,”Custom Integrated Circuits Conference, Proceedings of the IEEE 1998, May 11-14, 1998.
Kaviani, A., et al., “Hybrid FPGA Architecture,”Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, Feb. 11-13, 1996, pp. 3-9, Monterey, California, USA.
Keutzer, K., “Overview of *configurable* architectures,” Feb. 28, 2002, slides 1-29.
Lehn, D.I., et al., “Evaluation of Rapid Context Switching on a CSRC Device,”Proceedings of the International Conference on Engineering on Reconfigurable Systems and Algorithms, Jun. 24-27, 2002.
Lertora, F., et al., “Handling Different Computational Granularity by a Reconfigurable IC Featuring Embedded FPGAs and a Network-On-Chip,”13thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM 2005) 2005, Apr. 18-20, 2005.
Lewis, D., et al., “The Stratix-II Routing and Logic Architecture,”Proceedings of the 2005 ACM/SIGDA 13thInternational Symposium on Field-Programmable Gate Arrays, Feb. 20-22, 2005, pp. 1-22, Monterey, California, USA.
Niedzielski, D., “An Overview of Reconfigurable Computing,” NPL Date Unknown.
Pedram, M., “IEEE Circuits and Systems Society Distinguished Lecturer Program,” NPL Date Unknown.
Perissakis, S., et al., “Embedded DRAM for a Reconfigurable Array,”Proceedings of the 1999 Symposium on VLSI Circuits, Jun. 1999, slides 1-24.
Rose, J., “Hard vs. Soft: The Central Question of Pre-Fabricated Silicon,”34thInternational Symposium on Multiple-Valued Logic(ISMVL '04), May 2004, pp. 2-5.
Scalera, S.M., et al., “A Mathematical Benefit Analysis of Context Switching Reconfigurable Computing,”Proceedings of the 5thReconfigurable Architectures Workshop(RAW), Mar. 30, 1998, vol. 1388 ofLecture Notes in Computer Science, pp. 73-78.
Schaumont,P., et al., “A Quick Safari Through the Reconfiguration Jungle,”38thDesign Automation Conference, Jun. 2001, pp. 172-177, Las Vegas, Nevada, USA.
Schmit, H., “Extra-dimensional Island-Style FPGAs,”Field Programmable Logic and Application(FPL 2003), Sep. 2003, slides 1-26.
Schmit, H., “Incremental Reconfiguration for Pipelined Applications,”Proceedings of the 5h IEEE Symposium on FPGA-Based Custom Computing Machines, Apr. 16-18, 1997.
Schmit, H., et al., “PipeRench: A Virtualized Programmable Datapath in 0.18 Micron Technology,”Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, May 12-15, 2002, pp. 63-66.
Schmit, H., et al., “Queue Machines: Hardware Compilation in Hardware,”Proceedings of the 10thAn
Rohe Andre
Teig Steven
Adeli Law Group PLC
Lin Sun James
Tabula Inc.
LandOfFree
Method and apparatus for identifying connections between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for identifying connections between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for identifying connections between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3901239