Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-12-11
2007-12-11
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S010000, C714S011000, C714S015000, C714S728000
Reexamination Certificate
active
10651388
ABSTRACT:
A multithreaded architecture having one or more checker circuits that operate on store operations that send data outside of a sphere of replication. Fault detection mechanisms used to check outputs from the sphere of replication are reused for checkpointing at the conclusion of an execution epoch.
REFERENCES:
patent: 5938775 (1999-08-01), Damani et al.
patent: 6023772 (2000-02-01), Fleming
patent: 6052808 (2000-04-01), Wu et al.
patent: 6058491 (2000-05-01), Bossen et al.
patent: 6317821 (2001-11-01), Batten et al.
patent: 6326809 (2001-12-01), Gambles et al.
patent: 6519730 (2003-02-01), Ando et al.
patent: 6598122 (2003-07-01), Mukherjee et al.
patent: 2001/0034854 (2001-10-01), Mukherjee
Haitham Akkary, Michael A. Driscoll, “A Dynamic Multithreading Processor,” Proceedings of the 31st Annual International Symposium on Microarhitecture, Nov. 30-Dec. 2, 1998, pp. 1-11, Dallas, Texas, USA.
Seon Wook Kim, et al., “Reference Idempotency Analysis: A Framework for Optimizing Speculative Execution,” Proceedings of the SIGPLAN Symposium on Principals and Practice of Parallel Programming (PPoPP), Jun. 18-20, 2001, pp. 1-10, Snowbird, Utah, USA.
Deborah T. Marr, et al., “Hyper-Threading Technology Architecture and Microarchitecture,” Intel Technology Journal Q1, 2002, pp. 1-12.
Shubhendu S. Mukherjee, et al., “Detailed Design and Evaluation of Redundant Multithreading Alternatives,” 29th Annual International Symposium on Computer Architecture (ISCA), 2002, pp. 1-12.
Steven K. Reinhardt, Shubhendu S. Mukherjee, “Transient Fault Detection via Simultaneous Multithreading,” 27th Annual International Symposium on Computer Architecture, Jun. 2000, pp. 1-12.
Kasbekar, Mangesh, et al., “Selective Checkpointing and Rollbacks in Multithreaded Distributed Systems”, IEEE, ISSN: 0018-9529; vol. 48, Issue 4, Dec. 1999, pp. 325-337.
Le, Dieu M., “42P15451 Final Office Action mailed Feb. 28, 2007.”
Shaw, Viral, et al., “Fault Propagation Analysis Based Variable Length Checkpoint Placement for Fault-Tolerant Parallel and Distributed Systems”, IEEE, INSPEC No. 5698225; Aug. 13-15, 1997, pp. 612-615.
Emer Joel S.
Mukherjee Shubhendu S.
Reinhardt Steven K.
Beausoliel Robert
Blakely , Sokoloff, Taylor & Zafman LLP
Ehne Charles
Intel Corporation
LandOfFree
Periodic checkpointing in a redundantly multi-threaded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Periodic checkpointing in a redundantly multi-threaded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Periodic checkpointing in a redundantly multi-threaded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3885162