Method and device for circuit verification

Details Method and device for circuit verification Method and device for circuit verification

2007-02-06

2007-02-06

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

10901558

ABSTRACT:
When designing digital circuits, the specification of the circuit is used to formulate properties and to check the applicability thereof using a model of the circuit. A verifier is employed and uses the model to determine whether a property is applicable by seeking a counterexample to which the property does not apply. Any counterexample appearing is evaluated to determine whether it is caused by a defective model or whether it should have been avoided by reformulating the property within the scope of the specification. Which exact part of the property led to the counterexample is determined when one appears. If a plurality of times is possible for a part of the property, the instant(s) at which specific events in the parts of the property lead to the counterexample is determined. A developer can evaluate the counterexample much more quickly using this information, so the development process can be accelerated.

REFERENCES:
patent: 6449752 (2002-09-01), Baumgartner et al.
patent: 2003/0110455 (2003-06-01), Baumgartner et al.

Affiliated with

Also associated with

Rating

Method and device for circuit verification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for circuit verification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for circuit verification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3883590