Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-08-28
2007-08-28
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257S774000
Reexamination Certificate
active
10875590
ABSTRACT:
Method of forming a multilayer interconnection structure that includes a contact hole for reliably connecting between layers, without damaging a substrate. A column shaped mask material is formed in a position for forming a contact hole using a resist, and an interlayer insulating film is applied to the whole surface of the substrate excluding the mask material. Then, the mask material is removed by a method such as peeling. As a result, a hole generated thereby is used as a contact hole.
REFERENCES:
patent: 5846876 (1998-12-01), Bandyopadhyay et al.
patent: 6133139 (2000-10-01), Dalal et al.
patent: A-60-250650 (1985-12-01), None
patent: A 04-290249 (1992-10-01), None
patent: A 07-122637 (1995-05-01), None
patent: A 07-122638 (1995-05-01), None
patent: A-09-069563 (1997-03-01), None
patent: B2 2625268 (1997-04-01), None
patent: A 10-116905 (1998-05-01), None
patent: A 2000-269336 (2000-09-01), None
patent: 1997-0072086 (1997-11-01), None
Sato Mitsuru
Yudasaka Ichio
Oliff & Berridg,e PLC
Seiko Epson Corporation
Vu David
LandOfFree
Method of forming multilayer interconnection structure, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming multilayer interconnection structure, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming multilayer interconnection structure, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3882770