Method of controlling mode register set operation in memory...

Details Method of controlling mode register set operation in memory... Method of controlling mode register set operation in memory...

2007-12-04

2007-12-04

Lam, David (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S233100, C365S230080, C365S240000

Reexamination Certificate

active

11190222

ABSTRACT:
Disclosed is a method of controlling an MRS operation in a memory device which can prevent an unnecessary MRS operation due to a malfunction of the memory device at a time when the memory device exits from a self-refresh mode. According to this method, external addresses are used to intercept a mode register set command signal that enables the MRS operation at a time point at which the memory device exits from the self-refresh mode.

REFERENCES:
patent: 6215714 (2001-04-01), Takemae et al.
patent: 6272066 (2001-08-01), Ooishi
patent: 6288957 (2001-09-01), Katoh et al.
patent: 6381188 (2002-04-01), Choi et al.
patent: 6414890 (2002-07-01), Arimoto et al.
patent: 6459636 (2002-10-01), Lee et al.
patent: 6667905 (2003-12-01), Dono et al.
patent: 7042800 (2006-05-01), Kang et al.
patent: 1999 003104 (1999-01-01), None

Affiliated with

Also associated with

Rating

Method of controlling mode register set operation in memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling mode register set operation in memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling mode register set operation in memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3881353