Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-06-05
2007-06-05
Dinh, Son (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S154000, C365S194000, C365S219000
Reexamination Certificate
active
11010325
ABSTRACT:
A memory device compensates for delay time variations among multi-bit data. The device includes a first stage and a second stage of data storage units. The first stage of data storage units store first to nth data bits in response to a latch clock signal. The second stage of data storage units store the first to nth data contents output from the first stage of data storage units in response to a reference clock signal. The latch clock signal is obtained by delaying the reference clock signal. The latch clock signal includes first to nth sub latch signals. The sub latch signals are generated at different times according to propagation delay time periods of the corresponding first to nth data contents.
REFERENCES:
patent: 4949361 (1990-08-01), Jackson
patent: 5619148 (1997-04-01), Guo
patent: 6084447 (2000-07-01), Graf, III
patent: 6339353 (2002-01-01), Tomita et al.
patent: 6556494 (2003-04-01), Morzano et al.
patent: 6839859 (2005-01-01), Kouchi et al.
patent: 6847567 (2005-01-01), Kang
patent: 7072821 (2006-07-01), Manz et al.
patent: 2002/0122348 (2002-09-01), Lee et al.
patent: 2003/0035502 (2003-02-01), Boerker
patent: 2005/0008111 (2005-01-01), Suzuki
patent: 11-177541 (1999-07-01), None
patent: 2002-0095686 (2002-12-01), None
patent: 2003-0000836 (2003-01-01), None
Dinh Son
Samsung Electronics Co,. Ltd.
Sofocleous Alexander
Volentine & Whitt P.L.L.C.
LandOfFree
Semiconductor memory device which compensates for delay time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device which compensates for delay time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device which compensates for delay time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880018