Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2007-12-25
2007-12-25
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S230030, C365S230080
Reexamination Certificate
active
11214657
ABSTRACT:
A semiconductor memory device includes a plurality of memory banks. A refresh control block is responsive to a control address that identifies at least one of the plurality of memory banks to be refreshed. The refresh control block is configured to control refreshing of the at least one of the plurality of memory banks to be refreshed. The control address is used during read and/or write operations of the plurality of memory banks.
REFERENCES:
patent: 5822264 (1998-10-01), Tomishima et al.
patent: 5940342 (1999-08-01), Yamazaki et al.
patent: 7051260 (2006-05-01), Ito et al.
patent: 2003/0185078 (2003-10-01), Tsukude
patent: 2003-317473 (2003-11-01), None
patent: 10-1997-030229 (1997-06-01), None
patent: 1020020003032 (2002-01-01), None
Choi Sung-ho
Lee Yun-sang
Dinh Son
Myers Bigel & Sibley & Sajovec
LandOfFree
Semiconductor memory devices in which the number of memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory devices in which the number of memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory devices in which the number of memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3875003