Method and apparatus for analyzing clock-delay, and computer...

Details Method and apparatus for analyzing clock-delay, and computer... Method and apparatus for analyzing clock-delay, and computer...

2007-12-11

2007-12-11

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

11167311

ABSTRACT:
An input unit receives circuit information on a circuit. A first calculating unit calculates delay-distribution information of a data path and delay-distribution information of a clock path, based on the circuit information. A second calculating unit calculates delay-difference-distribution information between the data path and the clock path by using the delay-distribution information of the data path and the delay-distribution information of the clock path. A third calculating unit calculates a clock-delay value of the circuit based on the delay-difference-distribution information.

REFERENCES:
patent: 6090150 (2000-07-01), Tawada
patent: 6367060 (2002-04-01), Cheng et al.
patent: 6654712 (2003-11-01), Blair
patent: 6684374 (2004-01-01), Ito et al.
patent: 6701498 (2004-03-01), Becker et al.
patent: 6799308 (2004-09-01), You et al.
patent: 6944840 (2005-09-01), Sasaki et al.
patent: 7075336 (2006-07-01), Kojima et al.
patent: 7-182381 (1995-07-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for analyzing clock-delay, and computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for analyzing clock-delay, and computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for analyzing clock-delay, and computer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3874435