Power supply control circuit for memories, method thereof...

Details Power supply control circuit for memories, method thereof... Power supply control circuit for memories, method thereof...

2007-06-26

2007-06-26

Trujillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C713S320000, C713S322000, C713S323000, C711S100000, C711S105000

Reexamination Certificate

active

10864468

ABSTRACT:
The power consumption is lowered in an apparatus equipped with memories. Assuming that memories are, for example, of DRAM type, each usage circumstance of DRAM modules on a chip is observed by an observation circuit and a power supply control signal is made to be generated by a CPU in order to turn off the power supply to the DRAM modules actually in a vacant condition, in a disused condition or in an unnecessary condition according to that circumstance observed result. It becomes possible to lower the power consumption as a whole apparatus by turning off only DRAM modules in a disused condition and the like according to the power supply control signal in the power supply on/off circuit.

REFERENCES:
patent: 5928365 (1999-07-01), Yoshida
patent: 6434076 (2002-08-01), Andersen et al.
patent: 6831873 (2004-12-01), Glassie
patent: 2002/0114204 (2002-08-01), Thijs et al.
patent: 2003/0105932 (2003-06-01), David et al.

Affiliated with

Also associated with

Rating

Power supply control circuit for memories, method thereof... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power supply control circuit for memories, method thereof..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power supply control circuit for memories, method thereof... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3872048