Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2007-02-20
2007-02-20
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S275000, C438S197000, C438S586000, C257S211000, C257S390000
Reexamination Certificate
active
10883522
ABSTRACT:
A memory device cell layout, a computer system comprising a memory device having a particular cell layout, and methods of fabricating static memory cells and semiconductor devices embodying the cells are also provided. In accordance with one embodiment of the present invention, a memory device cell layout is provided comprising four active areas positioned between selected ones of the gates and local interconnects associated with different damascene trenches of the device.
REFERENCES:
patent: 3891190 (1975-06-01), Vadasz
patent: 5599728 (1997-02-01), Hu et al.
patent: 5741735 (1998-04-01), Violette et al.
patent: 5783462 (1998-07-01), Huang
patent: 5843816 (1998-12-01), Liaw et al.
patent: 5844274 (1998-12-01), Tsutsumi
patent: 5866449 (1999-02-01), Liaw et al.
patent: 5945707 (1999-08-01), Bronner et al.
patent: 5963818 (1999-10-01), Kao et al.
patent: 6001717 (1999-12-01), Lien
patent: 6037194 (2000-03-01), Bronner et al.
patent: 6054355 (2000-04-01), Inumiya et al.
patent: 6083825 (2000-07-01), Lin et al.
patent: 6103579 (2000-08-01), Violette
patent: 6133105 (2000-10-01), Chen et al.
patent: 6141239 (2000-10-01), Manning
patent: 6172387 (2001-01-01), Thakur et al.
patent: 6174764 (2001-01-01), Manning
patent: 6194301 (2001-02-01), Radens et al.
patent: 6200895 (2001-03-01), Givens et al.
patent: 6225170 (2001-05-01), Ibok et al.
patent: 6258679 (2001-07-01), Burns et al.
patent: 6261905 (2001-07-01), Chen et al.
patent: 6261947 (2001-07-01), McTeer
patent: 6287926 (2001-09-01), Hu et al.
patent: 6534393 (2003-03-01), Zhou et al.
patent: 6548871 (2003-04-01), Horita et al.
patent: 6864506 (2005-03-01), Kim et al.
patent: 6870220 (2005-03-01), Kocon et al.
patent: 6878986 (2005-04-01), Shyu et al.
patent: 6908831 (2005-06-01), O'Riain et al.
patent: 7034377 (2006-04-01), Sugi et al.
patent: 7084506 (2006-08-01), Takao
patent: 2004/0029331 (2004-02-01), Abbott
Dinh Thu-Huong
Dinsmore & Shohl LLP
Micro)n Technology, Inc.
LandOfFree
Semiconductor damascene trench and methods thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor damascene trench and methods thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor damascene trench and methods thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3869511