Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-05
2007-06-05
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C977S932000, C977S940000
Reexamination Certificate
active
11047858
ABSTRACT:
Various embodiments of the present invention provide methods for designing multilayer nanowire crossbars that are functionally equivalent to two-layer nanowire-crossbar designs. Given a two-layer nanowire-crossbar design having two or more columns of microregions, in certain embodiments, the method conceptually folds the two-layer nanowire crossbar between columns of microregions. The folded nanowires, located in the conceptually folded, two-layer nanowire-crossbar design, are collapsed into shorter length nanowires to give a multilayer nanowire-crossbar design that includes the same number of nanowire junctions as in the two-layer nanowire-crossbar design.
REFERENCES:
patent: 2006/0129340 (2006-06-01), Straznicky
Dinh Paul
Hewlett--Packard Development Company, L.P.
Memula Suresh
LandOfFree
Method for reducing the size and nanowire length used in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for reducing the size and nanowire length used in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing the size and nanowire length used in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3867213