Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2007-10-02
2007-10-02
Schillinger, Laura M. (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S596000, C438S238000
Reexamination Certificate
active
11003275
ABSTRACT:
The invention includes methods of forming integrated circuitry, methods of forming memory circuitry, and methods of forming field effect transistors. In one implementation, conductive metal silicide is formed on some areas of a substrate and not on others. In one implementation, conductive metal silicide is formed on a transistor source/drain region and which is spaced from an anisotropically etched sidewall spacer proximate a gate of the transistor.
REFERENCES:
patent: 5247197 (1993-09-01), Ema
patent: 5405798 (1995-04-01), Ema
patent: 5495439 (1996-02-01), Morihara
patent: 5777920 (1998-07-01), Ishigaki et al.
patent: 5888854 (1999-03-01), Morihara
patent: 6180472 (2001-01-01), Akamatsu et al.
patent: 6312982 (2001-11-01), Takato et al.
patent: 6383877 (2002-05-01), Ahn et al.
patent: 6420250 (2002-07-01), Cho et al.
patent: 6492665 (2002-12-01), Akamatsu et al.
patent: 6501114 (2002-12-01), Cho et al.
patent: 6707154 (2004-03-01), Terauchi et al.
patent: 2001/0005630 (2001-06-01), Kim et al.
patent: 2002/0025644 (2002-02-01), Cho et al.
patent: 2003/0073277 (2003-04-01), Cho et al.
patent: 2006/0121677 (2006-06-01), Parekh et al.
patent: 2006/0264019 (2006-11-01), Parekh et al.
patent: 2007/0032011 (2007-02-01), Parekh et al.
patent: 2007/0141821 (2007-06-01), Parekh et al.
Cataldo, ‘Embedded DRAM gets pure-logic performance’, [online]. Sep. 11, 2000, EETimes, pp. 1-3, [retrieved on Sep. 9, 2004]. Retrieved from the Internet: <URL: http://www.eetimes.com/article/printableArticle.jhtml;jsessionid=IX1A0LUTNJ4PKQSN...>.
Parekh Kunal R.
Zahurak John K.
Micro)n Technology, Inc.
Schillinger Laura M.
Wells St. John P.S.
LandOfFree
Methods of forming integrated circuitry, methods of forming... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming integrated circuitry, methods of forming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuitry, methods of forming... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3864329