Redundancy structures and methods in a programmable logic...

Details Redundancy structures and methods in a programmable logic... Redundancy structures and methods in a programmable logic...

2007-02-20

2007-02-20

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Reliability

Redundant

C326S009000, C326S041000

Reexamination Certificate

active

10856434

ABSTRACT:
An embodiment of the present invention provides a programmable logic device (“PLD”) including a redundancy architecture adapted to selective route signals via first or second staggered vertical lines. Other embodiments provide configuration logic and programs for determining routing selections. Other embodiments provide proximate grouping of vertical lines driven from a same row. Other embodiments provide definition of spare row locations once defective row locations are known.

REFERENCES:
patent: 4899067 (1990-02-01), So et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5434514 (1995-07-01), Cliff et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6107820 (2000-08-01), Jefferson et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6404226 (2002-06-01), Schadt
patent: 6545501 (2003-04-01), Bailis et al.
patent: 6600337 (2003-07-01), Nguyen et al.
patent: 6605962 (2003-08-01), Lee et al.
patent: 6630842 (2003-10-01), Lewis et al.
patent: 6653862 (2003-11-01), Johnson et al.
patent: 6826741 (2004-11-01), Johnson et al.
patent: 2001/0006347 (2001-07-01), Jefferson et al.
patent: 2002/0166106 (2002-11-01), Lewis et al.
patent: 2003/0072185 (2003-04-01), Lane et al.
U.S. Appl. No. 10/449,962, filed May 30, 2003, Lee.
U.S. Appl. No. 10/452,673, filed May 30, 2003, Saini et al.
Kluwer Academic Publishers, Vaughn Betz, Jonathan Rose, Alexander Marquardt,Architecture and CAD for Deep-Submicron FPGAs, Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Chapter 5 (pp. 105-126), and Chapter 7 (pp. 151-190), (Mar. 1999).
U.S. Appl. No. 11/015,568, filed Dec. 18, 2004, Wright.
Hatori, F. et al. (1993) “Introducing Redundancy in Field Programmable Gate Arrays,” IEEE Custom Integrated Circuits Conference, pp. 7.1.1-7.1.4, no month.

Affiliated with

Also associated with

Rating

Redundancy structures and methods in a programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundancy structures and methods in a programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy structures and methods in a programmable logic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3863075