Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-06-19
2007-06-19
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S614000, C438S617000, C257SE21174
Reexamination Certificate
active
10928512
ABSTRACT:
A method of bumping a wafer for facilitating bonding of bond wires to elevate the bond location above the passivation layer. The wafer is bumped by disposing the wafer in at least one electroless bath having a nickel-containing solution therein, wherein bumps having a nickel-containing material are formed simultaneously on the exposed bond pads to an elevation sufficient to prevent damage to a passivation layer surrounding the bond pads by contact of a wire bonding capillary. A gold or palladium cap may optionally be formed over the nickel-containing material of the bumps. A method of forming a semiconductor device assembly is also disclosed.
REFERENCES:
patent: 4495222 (1985-01-01), Anderson et al.
patent: 4908685 (1990-03-01), Shibasaki et al.
patent: 5187121 (1993-02-01), Cote et al.
patent: 5328079 (1994-07-01), Mathew et al.
patent: 5352927 (1994-10-01), Cote et al.
patent: 5437405 (1995-08-01), Asanasavest
patent: 5492863 (1996-02-01), Higgins, III
patent: 5587338 (1996-12-01), Tseng
patent: 5689140 (1997-11-01), Shoda
patent: 5892273 (1999-04-01), Iwasaki et al.
patent: 6028011 (2000-02-01), Takase et al.
patent: 6103612 (2000-08-01), Howard et al.
patent: 6147413 (2000-11-01), Farnworth
patent: 6214642 (2001-04-01), Chen et al.
patent: 6300236 (2001-10-01), Harper et al.
patent: 6362090 (2002-03-01), Paik et al.
patent: 6404615 (2002-06-01), Wijeyesekera et al.
patent: 6435398 (2002-08-01), Hartfield et al.
patent: 6445069 (2002-09-01), Ling et al.
patent: 6479900 (2002-11-01), Shinogi
patent: 6525412 (2003-02-01), Noshita
patent: 6534863 (2003-03-01), Walker et al.
patent: 6650013 (2003-11-01), Yin et al.
patent: 2001/0017412 (2001-08-01), Asazu et al.
patent: 2002/0001670 (2002-01-01), Pauw et al.
patent: 2003/0042621 (2003-03-01), Chen et al.
patent: 2003/0116845 (2003-06-01), Bojkov et al.
patent: 2004/0082102 (2004-04-01), Sasaki
Harman, George, G., “Wire Bonding in Microelectronics: Materials, Processes, Reliability, and Yield,” Second Edition, 1997, pp. 263-280.
Material from 10thAnnual International KGD Packaging and Test Workshop, Sep. 8-10, 2003 NAPA, California.
Brooks Jerry M.
Farnworth Warren M.
Lebentritt Michael
Lee Kyoung
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Method of wafer bumping for enabling a stitch wire bond in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of wafer bumping for enabling a stitch wire bond in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of wafer bumping for enabling a stitch wire bond in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3854077