Embedded PCI-Express implementation

Details Embedded PCI-Express implementation Embedded PCI-Express implementation

2007-08-14

2007-08-14

Rinehart, Mark H. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C710S062000, C710S072000, C710S305000, C710S315000, C710S260000, C370S436000, C370S469000, C370S408000, C380S268000, C711S103000

Reexamination Certificate

active

10964979

ABSTRACT:
Methods and apparatus provide PCI Express support on a programmable device. A device includes a hard-coded transceiver that supports functionality associated with the PCI Express physical layer and link layer. The hard-coded transceiver can also support part of the PCI Express transaction layer. Soft-coded logic is used to support higher layer functionality including a portion of the transaction layer to allow custom configuration of PCI Express features such as virtual channels, buffers, prioritization, and quality of service characteristics. The hybrid solution reduces logic resource cost and provides an effective custom configurable solution.

REFERENCES:
patent: 6691193 (2004-02-01), Wang et al.
patent: 6871154 (2005-03-01), Byrn et al.
patent: 6879598 (2005-04-01), Zancan et al.
patent: 6948105 (2005-09-01), Rajsuman
patent: 6976102 (2005-12-01), Groen et al.
patent: 6993602 (2006-01-01), Merrill et al.
patent: 7020729 (2006-03-01), Taborek et al.
patent: 7080190 (2006-07-01), Weber
patent: 7152136 (2006-12-01), Charagulla
patent: 2005/0066085 (2005-03-01), Kobayashi
patent: 2005/0120163 (2005-06-01), Chou et al.
patent: 2005/0259685 (2005-11-01), Chang et al.
patent: 2006/0093147 (2006-05-01), Kwon et al.
patent: 2006/0095613 (2006-05-01), Venkata et al.
patent: 2006/0114918 (2006-06-01), Ikeda et al.
PCI Express Base Specification Revision 1.0—Apr. 29, 2002—pp. 1, 43, and 56.
PHY Interface for the PCI Express Architecture—Jun. 19, 2003—pp. 1, 6, 7, and 14.
“Artisan and Cascade Semiconductor Solutions Collaborate to Validate PCI Express IP Interoperability”—Mar. 25, 2004—3 pages.
XILINX—RocketIO Transreceiver Bit-Error Rate Tester—Feb. 12, 2004.
U.S. Appl. No. 10/911,212, Office Act ion mailed Apr. 28, 2006.
Charagulla, Sanjay, “Implementation of PCI Express”, Altera Corporation, U.S. Appl. No. 10/911,212, filed Aug. 3, 2004, pp. 1-32.
StorageTek: The leader in Information lifecycle management solutions, http://www.storagetek.com/, printed on Aug. 3, 2005, 1 pages.
Bhatt, Ajay V., “Creating a Third Generation I/O Interconnect”, Intel® Developer Network for PCI Express* Architecture, www.express-lane.org, pp. 1-11, Jun. 2003.
PCI Express, PCI Express Core Getting Started: Xilinx, Version 1.4.2, Apr. 2005, Copyright © PLDApplications 1996-2005.

Affiliated with

Also associated with

Rating

Embedded PCI-Express implementation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded PCI-Express implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded PCI-Express implementation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3849909