Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-06-19
2007-06-19
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S103000
Reexamination Certificate
active
10281762
ABSTRACT:
Methods and apparatus for determining which of a plurality of physical blocks associated with a logical block is more recently associated with the logical block are disclosed. According to one aspect of the present invention, a method for resolving associations of a first physical block and a second physical block to a logical block associated with a non-volatile memory system includes obtaining a first identifier associated with the first physical block and obtaining a second identifier associated with the second physical block. The identifiers are compared to ascertain whether the first identifier indicates that the first physical block is more recently associated with the logical block. The method also includes completing an operation arranged to provide contents associated with the logical block to the first physical block when it is determined that the first identifier indicates that the first physical block is more newly associated with the logical block.
REFERENCES:
patent: 5166939 (1992-11-01), Jaffe et al.
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5544312 (1996-08-01), Hasbun et al.
patent: 5568439 (1996-10-01), Harari
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6151247 (2000-11-01), Estakhri et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6845438 (2005-01-01), Tanaka et al.
patent: 2001/0054129 (2001-12-01), Wouters
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 1 197 868 (2002-04-01), None
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
patent: 02/058074 (2002-07-01), None
Kim, Jesung et al., “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.
Chang Robert C.
Qawami Bahman
Sabet-Sharghi Farshid
Anderson Levine & Lintel
Ellis Kevin L.
Patel Kaushik
SanDisk Corporation
LandOfFree
Method and apparatus for resolving physical blocks... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for resolving physical blocks..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for resolving physical blocks... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847608