Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-06-26
2007-06-26
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180
Reexamination Certificate
active
11210425
ABSTRACT:
A virtual ground NROM array has a matrix of NROM cells in which during an erase operation the non-erasing side of NROM cells are connected to a common node for enhancing the erase uniformity of the NROM array. If an operation requests erasing on the left side of NROM cells, a positive voltage is supplied from an internal power supply to the left side for each of the NROM cells, and the right side for each of the NROM cells is discharged to a common node. If an operation requests erasing the right side of NROM cells, a positive voltage is supplied from the internal power supply to the right side for each of the NROM cells, and the right side for each of the NROM cells is connected to the common node. The voltage level of the common mode is selected to be sufficiently high in order to prevent from punch through while at the same time sufficiently low to maintain the lateral electric field for erase operation to function optimally. In an alternative embodiment, non-erasing sides of NROM cells in the NROM array are connected to a current source during an erase operation for enhancing the erase uniformity of the NROM array. If an operation requests erasing the left side of NROM cells, a positive voltage is supplied from an internal power supply to the left side for each of the NROM cells, and the right side for each of the NROM cells is discharged to a current source. If an operation requests erasing the right side of NROM cells, a positive voltage is supplied from the internal power supply to the right side for each of the NROM cells, and the right side for each of the NROM cells is connected to the current source.
REFERENCES:
patent: 5122985 (1992-06-01), Santin
patent: 6345000 (2002-02-01), Wong et al.
patent: 6545911 (2003-04-01), Chou et al.
patent: 6577540 (2003-06-01), Choi
patent: 6795348 (2004-09-01), Mihnea et al.
patent: 6891760 (2005-05-01), Ohtani
Chen Han Sung
Chen Ken Hui
Hsieh Wen Yi
Hung Chun Hsiung
Kuo Nai Ping
Haynes Beffel & Wolfeld LLP
Macronix International Co. Ltd.
Phung Anh
Su Jonlin
LandOfFree
Structures and methods for enhancing erase uniformity in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures and methods for enhancing erase uniformity in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures and methods for enhancing erase uniformity in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3841914