Semiconductor device using low-K material as interlayer...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S623000, C438S637000, C438S586000

Reexamination Certificate

active

11179550

ABSTRACT:
A semiconductor element is formed over a surface of a semiconductor substrate. A first insulating film is formed over the surface of the semiconductor substrate, the first insulating film covering the semiconductor element. A second insulating film is formed over the first insulating film, the second insulating film having a dielectric constant lower than that of the first insulating film. A first wiring pattern is formed over the second insulating film. A conductive connection member buried in the second and first insulating films electrically interconnects the first wiring pattern and semiconductor element.

REFERENCES:
patent: 5482894 (1996-01-01), Havemann
patent: 5565384 (1996-10-01), Havemann
patent: 6534389 (2003-03-01), Ference et al.
patent: 6800889 (2004-10-01), Takatani et al.
patent: 6838771 (2005-01-01), Tanaka et al.
patent: 2001/0009805 (2001-07-01), Ha et al.
patent: 2002/0001973 (2002-01-01), Wu et al.
patent: 2002/0125577 (2002-09-01), Komada
patent: 2004/0023515 (2004-02-01), Gracias et al.
patent: 10-144673 (1998-05-01), None
patent: 2000-174137 (2000-06-01), None
patent: 2000-188331 (2000-07-01), None
patent: 2001-230316 (2001-08-01), None
patent: 2001-274239 (2001-10-01), None
patent: 2002-134609 (2002-05-01), None
patent: 2002-134610 (2002-05-01), None
patent: 2003-282703 (2003-10-01), None
patent: 2004-31918 (2004-01-01), None
K. Azuma et al., Semiconductor Device and Method of Manufacturing the Same, English Translation of JP 2001-274239 A, JPO, Oct. 2001.
Stanley Wolf and Richard N. Tauber, “Silicon Processing for the VLSI Era—vol. 1: Process Technology,” Lattice Press, Sunset Beach, California (1986), pp. 182-185.
Office Action from the Japanese Patent Office in the corresponding Japanese patent application dated Aug. 1, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device using low-K material as interlayer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device using low-K material as interlayer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device using low-K material as interlayer... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3839165

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.