Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-11-27
2007-11-27
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
11152472
ABSTRACT:
A method for verifying a circuit design includes a step of assigning numerical values 1/aito input ports of the circuit design according to a function ai+1=(ai−1)2+1, wherein i represents the number of the input port and the numerical value a1is not equal to 2 or 1. Preferably, a1is equal to or larger than 3, and is a positive integer. Particularly, the numerical value represents l's probability. In addition, the present method further includes a step of calculating an output value at an output port of the circuit design based on the numerical values assigned to the input port, and calculating the output value is performed from the input port to the output port at a Boolean gate level.
REFERENCES:
patent: 6212669 (2001-04-01), Jain
Ilker Hamzaoglu and Janak H. Patel, “New Techniques for Deterministic Test Pattern Generation”, Journal of Electronic Testing: Theory and Applications, Aug.-Oct. 1999, pp. 63-73, vol. 15 , Issue 1-2, Kluwer Academic Publishers Norwell, MA, USA.
Vishwani D. Agrawal and David Lee, “Characterisic Polynomial Method for Verification and Test of Combinational Circuits”, 9th International Conference on VLSI Design, Sep. 1996 vol. 00, p. 341, IEEE, Washington D.C.
Jawahar Jain et. al., “Probabilistic Design Verification”, Proc. Intl Conf. Computer-Aided Design, 1991, pp. 468-471.
Sarangan Krishna Kumar and Melvin A. Breuer, “Probabalistic Aspects of Boolean Switching Functions via a New Transform”, Journal of the Association for computing Machinery, Jul. 1981, pp. 502-520, vol. 28, No. 3, Association for Computing Machinery, New York NY.
Hsieh Jan-An
Wang Chun-Yao
Wu Shih-Chieh
Do Thuan
Egbert Law Offices
National Tsing Hua University
LandOfFree
Method for verifying a circuit design by assigning numerical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verifying a circuit design by assigning numerical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying a circuit design by assigning numerical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3834704