Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-10-30
2007-10-30
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S138000, C711S144000
Reexamination Certificate
active
11603799
ABSTRACT:
A system and method are provided for bypassing cache memory when reading data from system memory particularly when the primary memory could include memory types where the read operation mixes non-data with data. A system and method are provided for bypassing and invalidating cache memory when writing data to system memory particularly when the primary memory could include memory types where the write operation mixes non-data with data.
REFERENCES:
patent: 5247642 (1993-09-01), Kadlec et al.
patent: 5455957 (1995-10-01), Pawlowski et al.
patent: 5751996 (1998-05-01), Glew et al.
patent: 5956753 (1999-09-01), Glew et al.
patent: 5974501 (1999-10-01), Shaver et al.
patent: 6260127 (2001-07-01), Olarig et al.
patent: 6505282 (2003-01-01), Langendorf et al.
patent: 6530007 (2003-03-01), Olarig et al.
patent: 6804760 (2004-10-01), Wiliams
patent: 2003/0018877 (2003-01-01), Gaskins et al.
patent: 2003/0070052 (2003-04-01), Lai
Jones Day
Liang Robert C.
Pathiyal Krishna K.
Research In Motion Limited
Verbrugge Kevin
LandOfFree
Cache operation with non-cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache operation with non-cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache operation with non-cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3826672