Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-10
2007-07-10
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10929294
ABSTRACT:
A system on chip (SOC) is provided according to an embodiment of the invention. The SOC includes a storage system, a network on chip (NOC) adapted to communicate with a communication network, and a processing system in communication with the storage system and with the NOC. The processing system is configured to conduct operations of the SOC and perform communication operations using the NOC. The SOC further includes an integrated test processor (ITP) in communication with the processing system, the storage system, and the NOC. The ITP is configured to generate a logical function test instruction for testing one or more logical functions of the SOC and generate a physical link test instruction for testing one or more physical links of the SOC.
REFERENCES:
patent: 6414498 (2002-07-01), Chen
patent: 6564349 (2003-05-01), Mitten et al.
patent: 6615167 (2003-09-01), Devins et al.
patent: 6785854 (2004-08-01), Jaramillo et al.
patent: 2003/0106004 (2003-06-01), Ricchetti et al.
patent: 2003/0145290 (2003-07-01), Devins et al.
patent: 2005/0193254 (2005-09-01), Yee
Yi-Ran Sun,“Simulation and Performance Evaluation for Network on Chip”, Dec. 12, 2001, Master of Science Thesis, pp. 1-90.
The CoreConnect™ Bus Architecture, International Business Machines Corporation, copyright 1999, Retrieved from the Internet: <http://www-306.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF77852569910050C0FB/$file/crcon—wp.pdf> pp. 1-8.
Early Analysis Tools For System-On-A-Chip Design, J.A. Darringer, R.A. Bergamaschi, S. Bhattacharya, D. Brand, A. Herkersdorf, J.K. Morrell, I.I. Nair, P. Sagmeister, Y. Shin, IBM J. Res. & Dev., pp. 691-707, vol. 46, No. 6, Nov. 2002.
Ahmed Naveed
Asfaw Tamrat
Mirza Nasir M.
Lin Sun James
Sprint Communications Company L.P.
LandOfFree
Integrated test processor (ITP) for a system on chip (SOC)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated test processor (ITP) for a system on chip (SOC)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated test processor (ITP) for a system on chip (SOC)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3821584