Systems and methods for transferring small lot size...

Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C700S101000, C700S108000, C700S111000, C700S121000

Reexamination Certificate

active

10764620

ABSTRACT:
In a first aspect, a method of managing work in progress within a small lot size semiconductor device manufacturing facility is provided. The first method includes providing a small lot size semiconductor device manufacturing facility having (1) a plurality of processing tools; and (2) a high speed transport system adapted to transport small lot size substrate carriers among the processing tools. The method further includes maintaining a predetermined work in progress level within the small lot size semiconductor device manufacturing facility by (1) increasing an average cycle time of low priority substrates within the small lot size semiconductor device manufacturing facility; and (2) decreasing an average cycle time of high priority substrates within the small lot size semiconductor device manufacturing facility so as to approximately maintain the predetermined work in progress level within the small lot size semiconductor device manufacturing facility. Numerous other aspects are provided.

REFERENCES:
patent: 3845286 (1974-10-01), Aronstein et al.
patent: 3952388 (1976-04-01), Hasegawa et al.
patent: 4027246 (1977-05-01), Caccoma et al.
patent: 4166527 (1979-09-01), Beezer
patent: 4401522 (1983-08-01), Buschow et al.
patent: 4534843 (1985-08-01), Johnson et al.
patent: 4540088 (1985-09-01), Bergh
patent: 4650264 (1987-03-01), Dahnert
patent: 4775046 (1988-10-01), Gramarossa et al.
patent: 5048164 (1991-09-01), Harima
patent: 5110249 (1992-05-01), Norman
patent: 5183378 (1993-02-01), Asano et al.
patent: 5256204 (1993-10-01), Wu
patent: 5261935 (1993-11-01), Ishii et al.
patent: 5372471 (1994-12-01), Wu
patent: 5382127 (1995-01-01), Garric et al.
patent: 5388945 (1995-02-01), Garric et al.
patent: 5390785 (1995-02-01), Garric et al.
patent: 5411358 (1995-05-01), Garric et al.
patent: 5544350 (1996-08-01), Hung et al.
patent: 5603777 (1997-02-01), Ohashi
patent: 5612886 (1997-03-01), Weng
patent: 5668056 (1997-09-01), Wu et al.
patent: 5696689 (1997-12-01), Okumura et al.
patent: 5762544 (1998-06-01), Zuniga et al.
patent: 5811211 (1998-09-01), Tanaka et al.
patent: 5818716 (1998-10-01), Chin et al.
patent: 5825650 (1998-10-01), Wang
patent: 5827118 (1998-10-01), Johnson et al.
patent: 5829939 (1998-11-01), Iwai et al.
patent: 5884392 (1999-03-01), Lafond
patent: 5888042 (1999-03-01), Oda
patent: 5971585 (1999-10-01), Dangat et al.
patent: 5976199 (1999-11-01), Wu et al.
patent: 5980183 (1999-11-01), Fosnight
patent: 6026561 (2000-02-01), Lafond
patent: 6036426 (2000-03-01), Hillman
patent: 6048259 (2000-04-01), Asai
patent: 6050768 (2000-04-01), Iwasaki et al.
patent: 6053688 (2000-04-01), Cheng
patent: 6054181 (2000-04-01), Nanbu et al.
patent: 6082948 (2000-07-01), Fishkin et al.
patent: 6128588 (2000-10-01), Chacon
patent: 6183186 (2001-02-01), Peltola et al.
patent: 6196001 (2001-03-01), Tannous et al.
patent: 6235634 (2001-05-01), Law et al.
patent: 6240335 (2001-05-01), Wehrung et al.
patent: 6283692 (2001-09-01), Perlov et al.
patent: 6415260 (2002-07-01), Yang et al.
patent: 6431814 (2002-08-01), Christensen et al.
patent: 6439822 (2002-08-01), Kimura et al.
patent: 6564113 (2003-05-01), Barto et al.
patent: 6579052 (2003-06-01), Bonora et al.
patent: 6587744 (2003-07-01), Stoddard et al.
patent: 6662076 (2003-12-01), Conboy et al.
patent: 6673638 (2004-01-01), Bendik et al.
patent: 6684124 (2004-01-01), Schedel et al.
patent: 6763277 (2004-07-01), Allen et al.
patent: 6788985 (2004-09-01), Mitsutake et al.
patent: 6839603 (2005-01-01), Karasawa
patent: 2002/0090282 (2002-07-01), Bachrach
patent: 2002/0094588 (2002-07-01), Fan et al.
patent: 2002/0114684 (2002-08-01), Jeong et al.
patent: 2002/0116086 (2002-08-01), Huber et al.
patent: 2002/0144654 (2002-10-01), Elger et al.
patent: 2003/0010449 (2003-01-01), Gramarossa et al.
patent: 2003/0108407 (2003-06-01), Ogata et al.
patent: 2003/0202866 (2003-10-01), Weng et al.
patent: 2004/0049398 (2004-03-01), Gartland et al.
patent: 2004/0062633 (2004-04-01), Rice et al.
patent: 2004/0187342 (2004-09-01), Izuta
patent: 2005/0096775 (2005-05-01), Wang et al.
patent: 19715974 (1998-10-01), None
patent: 0 277 536 (1988-08-01), None
patent: 0 365 589 (1992-09-01), None
patent: 0 582 019 (1994-02-01), None
patent: 0 663 686 (1995-07-01), None
patent: 0 850 720 (1998-07-01), None
patent: 0 987 750 (2000-03-01), None
patent: 1128246 (2001-08-01), None
patent: 1 134 641 (2001-09-01), None
patent: 55091839 (1980-07-01), None
patent: 58028860 (1983-02-01), None
patent: 60049623 (1985-03-01), None
patent: 63234511 (1988-09-01), None
patent: 01181156 (1989-07-01), None
patent: 01257549 (1989-10-01), None
patent: 02015647 (1990-01-01), None
patent: 05128131 (1993-05-01), None
patent: 05290053 (1993-11-01), None
patent: 06132696 (1994-05-01), None
patent: 06260545 (1994-09-01), None
patent: 08249044 (1996-09-01), None
patent: 09115817 (1997-05-01), None
patent: 10135096 (1998-05-01), None
patent: 10-256346 (1998-09-01), None
patent: 11176717 (1999-07-01), None
patent: 11296208 (1999-10-01), None
patent: 2000012646 (2000-01-01), None
patent: 2001332464 (2001-11-01), None
patent: 2003007584 (2003-01-01), None
patent: WO 99/28952 (1999-06-01), None
patent: WO 99/64207 (1999-12-01), None
patent: WO 02/19392 (2002-03-01), None
patent: WO 2005/006408 (2005-01-01), None
Lovell, A. M. et al., “Cell automation: integrating manufacturing with robotics”, Dec. 1990, Solid State Technology, vol. 33 No. 12, p. 37-9.
Prasad, K., “A generic computer simulation model to characterize photolithography manufacturing area in an IC FAB facility”, Sep. 1991, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 14 No. 3, p. 483-7.
Ehteshami, B. et al., “Trade-offs in cycle time management: hot lots”, May 1992, IEEE Transactions on Semiconductor Manufacturing, vol. 5 No. 2, p. 101-6.
Lou, S. et al., “Using simulation to test the robustness of various existing production control policies”, 1991, 1991 Winter Simulation Conference Proceedings, IEEE, p. 261-9.
Berg, R. et al., “ The formula: world class manufacturing for hybrid thin-film component production”, 1992, IEEE/SEMI International Semiconductor Manufacturing Science Symposium, pp. 53-60.
Naguib, H., “The implementation of total quality management in a semiconductor manufacturing operation”, 1992, IEEE/SEMI International Semiconductor Manufacturing Science Symposium, p. 63-7.
Rose, D., “ Productivity enhancement”, 1992, IEEE/SEMI International Semiconductor Manufacturing Science Symposium, p. 68.
Narayanan, S. et al., “Object-oriented simulation to support operator decision making in semiconductor manufacturing”, 1992, 1992 IEEE International Conference on Systems, Man and Cybernetics, vol. 2, p. 1510-15.
Leonovich, G. A. et al., “Integrated cost and productivity learning in CMOS semiconductor manufacturing”, Jan.-Mar. 1995, IBM Journal of Research and Development, vol. 39 No. 1-2, p. 201-13.
Leonovich, G., “ An approach for optimizing WIP/cycle time/output in a semiconductor fabricator”, 1994, Sixteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. ‘Low-Cost Manufacturing Technologies for Tomorrow's Global Economy’. Proceedings 1994 IEMT Symposium, vol. 1, p. 108-11.
Schomig, A. K. et al., “Performance modelling of pull manufacturing systems with batch servers”, 1995, Proceedings 1995 INRIA/IEEE Symposium on Emerging Technologies and Factory Automation. ETFA '95, vol. 3, p. 175-83.
Fuller, L. F. et al., “Improving manufacturing performance at the Rochester Institute of Technology integrated circuit factory”, 1995, IEEE/SEMI 1995 Advanced Semiconductor Manufacturing Conference and Workshop. Theme—Semiconductor Manufacturing: Economic Solutions for the 21st Century. ASMC '95 Proceedings, p. 350-5.
Collins, D. W. et al., “Implementation of Minimum Inventory Variability Scheduling 1-Step Ahead Policy(R) in a large semiconductor manufacturing facility”, 1997, 19

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Systems and methods for transferring small lot size... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for transferring small lot size..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for transferring small lot size... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3817676

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.