Method and system for false path analysis

Details Method and system for false path analysis Method and system for false path analysis

2007-05-08

2007-05-08

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

10836700

ABSTRACT:
Disclosed are methods and systems for performing false path analysis. In one approach, the methods and systems identify a set of zero or more false paths based upon both implementation-specific design data and non-implementation-specific design data. In some approaches, disclosed are methods and systems for performing automated gate-level static timing false path analysis, identification, constraint generation, and/or verification using architectural information. Static timing paths at the gate-level can be linked to the architectural information via mapping techniques found in equivalence checking (EC). The gate level static timing paths can be analyzed in the context of the architectural information to identify false paths.

REFERENCES:
patent: 5754454 (1998-05-01), Pixley et al.
patent: 6408424 (2002-06-01), Mukherjee et al.
patent: 6457162 (2002-09-01), Stanion
patent: 6473884 (2002-10-01), Ganai et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6934921 (2005-08-01), Gu et al.
patent: 2002/0174407 (2002-11-01), Furusawa
patent: 2004/0268279 (2004-12-01), Oleksinski et al.
Ashar, P.; Dey, A.; Malik, S., “Exploiting Multi-Cycle False Paths in the Performance Optimization of Sequential Circuits”, International Conference on Computer Aided Design, Proceedings of the 1992 IEEE/ACM international Conference on Computer-Aided Design, 1992, pp. 510-517, IEEE Computer Society Press, Santa Clara, CA, USA.
Beatty, D; Bryant, R, “Fast Incremental Circuit Analysis Using Extracted Hierarchy”, Annual ACM IEEE Design Automation Conference, Proceedings of the 25th ACM/IEEE Conference on Design Automation, 1988, pp. 495-500, IEEE Computer Society Press, Los Alamitos, CA, USA.
Bergamaschi, R., “The Effects Of False Paths In High-Level Synthesis”, Computer-Aided Design, ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on, Nov. 1991, vol. 11, Issue 14, pp. 80-83, IEEE, USA.
Burch, J; Singhal, V, “Tight Integration Of Combinational Verification Methods”, International Conference on Computer Aided Design Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998, pp. 570-576, ACM Press New York, NY, USA.
Moskewicz, M. et al,Chaff: Engineering an Efficient SAT Solver,Annual ACM IEEE Design Automation Conference Proceedings of the 38th Conference on Design Automation, 2001, pp. 530-535, ACM Press, New York, NY, USA.
Nekoogar, F., “Timing Verification of Application-Specific Integrated Circuits(ASICs)”, 1999, pp. 17-97, Prentice Hall PTR, Upper Saddle River, NJ, USA.
Nourani, M. ; Papachristou, C.; “False Path Exclusion in Delay Analysis of RTL Structures”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Feb. 2002, pp. 30-43, vol. 10, Issue 1, IEEE Educational Activities Department , Piscataway, NJ, USA.

Affiliated with

Also associated with

Rating

Method and system for false path analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for false path analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for false path analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3811899