Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2007-05-01
2007-05-01
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S305000, C710S316000, C326S037000, C326S038000, C326S039000, C365S185010, C365S185110, C711S104000, C716S030000
Reexamination Certificate
active
11410415
ABSTRACT:
An SRAM bus architecture includes pass-through interconnect conductors. Each of the pass-through interconnect conductors is connected to routing channels of the general interconnect architecture of the FPGA through an element which includes a pass transistor connected in parallel with a tri-state buffer. The pass transistors and tri-state buffers are controlled by configuration SRAM bits. Some of the pass-through interconnect conductors are connected by programmable elements to the address, data and control signal lines of the SRAM blocks, while other pass through the SRAM blocks with out being further connected to the SRAM bussing architecture.
REFERENCES:
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5933023 (1999-08-01), Young
patent: 6049223 (2000-04-01), Lytle et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6356110 (2002-03-01), Reddy et al.
patent: 6400635 (2002-06-01), Ngai et al.
patent: 6556502 (2003-04-01), Ngai et al.
“Challenges in the packaging of an eight way server” by Aldridge T. V. (abstract only) Publication Date: Oct. 25-27, 1999.
Actel Corporation
Ray Gopal C.
Sierra Patent Group Ltd.
LandOfFree
SRAM bus architecture and interconnect to an FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SRAM bus architecture and interconnect to an FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM bus architecture and interconnect to an FPGA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810721