Methods and circuits for latency control in accessing memory...

Details Methods and circuits for latency control in accessing memory... Methods and circuits for latency control in accessing memory...

2007-11-06

2007-11-06

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Read/write circuit

Signals

C365S190000, C365S154000

Reexamination Certificate

active

11008462

ABSTRACT:
Methods of providing a delay for access to a memory device can include adjusting a delay for access to data during memory operations based on at least one parameter associated with a reduction in voltage levels provided to the memory. Related circuits are also disclosed.

REFERENCES:
patent: 4687951 (1987-08-01), McElroy
patent: 6078514 (2000-06-01), Takemae et al.
patent: 6249484 (2001-06-01), Pawlowski
patent: 6373783 (2002-04-01), Tomita
patent: 6765423 (2004-07-01), Higuchi
patent: 7035150 (2006-04-01), Streif et al.
patent: 2002/0093872 (2002-07-01), Tomita
patent: 2004/0196090 (2004-10-01), Sutherland
patent: 2000285687 (2001-11-01), None

Affiliated with

Also associated with

Rating

Methods and circuits for latency control in accessing memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and circuits for latency control in accessing memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuits for latency control in accessing memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3806755