Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-09-04
2007-09-04
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257SE21597, C438S667000
Reexamination Certificate
active
11183441
ABSTRACT:
The present invention is generally directed to various methods of forming conductive through-wafer vias. In one illustrative embodiment, the method comprises providing a layer of semiconducting material, forming a layer of metal on a first side of the layer of semiconducting material, forming an opening in the layer of semiconducting material to thereby expose a portion of the layer of metal, the opening extending from at least a second side of the layer of semiconducting material to the layer of metal, and performing a deposition process to form a conductive contact in the opening using the exposed portion of the metal layer as a seed layer. In another illustrative embodiment, the method comprises providing a layer of semiconducting material, forming a first layer of insulating material on a first side of the layer of semiconducting material, forming a layer of metal on the first layer of insulating material, forming an opening in the layer of semiconducting material and the first layer of insulating material to thereby expose a portion of the layer of metal, the opening extending from at least a second side of the layer of semiconducting material to the layer of metal, and performing a deposition process to form a conductive contact in at least the opening using the exposed portion of the metal layer as a seed layer.
REFERENCES:
patent: 5024966 (1991-06-01), Dietrich et al.
patent: 5998292 (1999-12-01), Black et al.
patent: 6359382 (2002-03-01), Dubin
patent: 6664485 (2003-12-01), Bhatt et al.
patent: 6809025 (2004-10-01), Sandhu et al.
patent: 6858891 (2005-02-01), Farnworth et al.
Hausmann et al., “Rapid Vapor Deposition of Highly Conformal Silica Nanolaminates,”Science, 298:402-06, 2002.
Mulpuri Savitri
Williams Morgan & Amerson P.C.
LandOfFree
Methods of forming conductive through-wafer vias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming conductive through-wafer vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming conductive through-wafer vias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3794471