Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2007-01-16
2007-01-16
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C710S305000
Reexamination Certificate
active
10456174
ABSTRACT:
Memory interface apparatus and methods utilize unidirectional links. An embodiment of a memory apparatus may include a first redrive circuit to receive a first signal from a first unidirectional link and redrive the first signal on a second unidirectional link, a second redrive circuit to receive a second signal from a third unidirectional link and redrive the second signal on a fourth unidirectional link, and a memory device or interface coupled to the first redrive circuit. An embodiment of a method may include transmitting a first signal from a memory controller to a memory module over a first unidirectional link, selectively redriving the first signal from the first memory module to a second memory module over a second unidirectional link, and transmitting a second signal from the first memory module to the memory controller over a third unidirectional link.
REFERENCES:
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5748872 (1998-05-01), Norman
patent: 5860080 (1999-01-01), James et al.
patent: 5867422 (1999-02-01), John
patent: 5898863 (1999-04-01), Ofer et al.
patent: 6006318 (1999-12-01), Hansen et al.
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6038682 (2000-03-01), Norman
patent: 6092229 (2000-07-01), Boyle et al.
patent: 6125419 (2000-09-01), Umemura et al.
patent: 6128750 (2000-10-01), Espy et al.
patent: 6151648 (2000-11-01), Haq
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6154855 (2000-11-01), Norman
patent: 6160423 (2000-12-01), Haq
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6255859 (2001-07-01), Haq
patent: 6263413 (2001-07-01), Motomura et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6327205 (2001-12-01), Haq
patent: 6345321 (2002-02-01), Litaize et al.
patent: 6369605 (2002-04-01), Bonella et al.
patent: 6408402 (2002-06-01), Norman
patent: 6449213 (2002-09-01), Dodd et al.
patent: 6487102 (2002-11-01), Halbert et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6513080 (2003-01-01), Haq
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6643752 (2003-11-01), Donnelly et al.
patent: 2004/0230718 (2004-11-01), Polzin, et al.
patent: WO 99/30240 (1999-06-01), None
patent: WO 99/41666 (1999-08-01), None
patent: WO 99/41667 (1999-08-01), None
The Institute of Electrical and Electronics Engineers, Inc.,IEEE Standard for Scalable Coherent Interface(SCI), May 23, 2001, 1-243 pp.
R. Ng (Sun Microsystems, Inc.),Fast Computer Memories, IEEE Spectrum, Oct. 1992, pp. 36-39.
R.H.W. Salters (Philips Research Laboratories),Fast DRAMs for Sharper TV, IEEE Spectrum, Oct. 1992, pp. 40-42.
F. Jones (United Memories, Inc.),A New Era of Fast Dynamic RAMs, IEEE Spectrum, Oct. 1992, pp. 43-49.
M. Farmwald and D. Mooring (Rambus, Inc.),A Fast Path to One Memory, IEEE Spectrum, Oct. 1992, pp. 50-51.
S. Gjessing (University of Oslo), D.B. Gustavson (Stanford Linear Accelerator Center), D.V. James and G. Stone (Apple Computer, Inc.) and H. Wigger (Hewlett-Packard Co.),A RAM Link for High Speed, IEEE Spectrum, Oct. 1992, pp. 52-53.
The Institute of Electrical and Electronics Engineers, Inc.,IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface(SCI)Signaling Technology(RamLink), 1996, 1-91 pp.
International Search Report (PCT/US2004/015988), 4 pages, dated May 13, 2005.
PCT Written Opinion of the International Searching Authority, 5 pages.
U.S. Appl. No. 10/713,868, filed Nov. 14, 2003, Pete D. Vogt.
U.S. Appl. No. 10/714,025, filed Nov. 14, 2003, Pete D. Vogt.
U.S. Appl. No. 10/714,026, filed Nov. 14, 2003, Pete D. Vogt.
U.S. Appl. No. 10/883,474, filed Jun. 30, 2004, Pete D. Vogt.
U.S. Appl. No. 10/882,999, filed Jun. 30, 2004, Pete D. Vogt.
U.S. Appl. No. 10/859,438, filed May 31, 2004, Pete D. Vogt.
U.S. Appl. No. 10/858,850, filed May 31, 2004, Pete D. Vogt.
U.S. Appl. No. 10/859,060, filed May 31, 2004, Pete D. Vogt.
U.S. Appl. No. 10/454,399, filed Jun. 3, 2003 entitled Memory Channel With Hot Add/Remove by Pete D. Vogt.
U.S. Appl. No. 10/454,400, filed Jun. 3, 2003 entitled Memory Channel Utilizing Permuting Status Patterns by Pete D. Vogt and James W. Alexander.
U.S. Appl. No. 10/454,398, filed Jun. 3, 2003 entitled Data Signal Redrive With Dynamic Sampling Adjustment by Pete D. Vogt.
U.S. Appl. No. 10/456,206, filed Jun. 4, 2003 entitled Memory Channel Having Deskew Separate From Redrive by Pete D. Vogt.
U.S. Appl. No. 10/456,178, filed Jun. 4, 2003 entitled Memory Channel With Redundant Presence Detect by Pete D. Vogt.
U.S. Appl. No. 10/456,353, filed Jun. 5, 2003 entitled Memory Channel With Bit Lane Fail-Over by Pete D. Vogt, Dennis W. Brzezinski and Warren R. Morrow.
Marger Johnson & McCollom PC
Padmanabhan Mano
Song Jasmine
LandOfFree
Memory channel with unidirectional links does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory channel with unidirectional links, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory channel with unidirectional links will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3785558