Programmable logic device having regions of non-repairable...

Details Programmable logic device having regions of non-repairable... Programmable logic device having regions of non-repairable...

2007-05-08

2007-05-08

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S012000, C326S047000

Reexamination Certificate

active

10452673

ABSTRACT:
An embodiment of the present invention provides a programmable logic device (“PLD”) including one or more dedicated blocks of circuitry within one or more repairable logic array regions. Aspects of the present invention provide circuitry and methods for controlling shifting of programming data in normal and redundant modes for both dedicated block regions and fully repairable logic array regions during both regular and test programming sequences of a PLD. Other aspects provide circuitry and methods for interface routing between dedicated blocks and repairable logic array regions in both normal and redundant modes. Various other aspects are also disclosed.

REFERENCES:
patent: 4899067 (1990-02-01), So et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5434514 (1995-07-01), Cliff et al.
patent: 5459342 (1995-10-01), Nogami et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6107820 (2000-08-01), Jefferson et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6404226 (2002-06-01), Schadt
patent: 6545501 (2003-04-01), Bailis et al.
patent: 6600337 (2003-07-01), Nguyen et al.
patent: 6605962 (2003-08-01), Lee et al.
patent: 6965249 (2005-11-01), Lane et al.
patent: 2001/0006347 (2001-07-01), Jefferson et al.
patent: 2002/0166106 (2002-11-01), Lewis et al.
patent: 2003/0072185 (2003-04-01), Lane et al.
patent: 2005/0264318 (2005-12-01), Chan et al.
Hatori, F. et al. (1993) “Introducing Redundancy in Field Programmable Gate Arrays,” IEEE Custom Integrated Circuits Conference, pp. 7.1.1-7.1.4.
U.S. Appl. No. 10/140,287, filed May 6, 2002, Lewis et al.
U.S. Appl. No. 10/140,911, filed May 6, 2002, Johnson et al.
U.S. Appl. No. 10/159,581, filed May 30, 2002, Lane et al.
U.S. Appl. No. 10/289,629, filed Nov. 6, 2002, Johnson et al.
Kluwer Academic Publishers, Vaughn Betz, Jonathan Rose, Alexander Marquardt,Architecture and CAD for Deep-Submicron FPGAs, Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Chapter 5 (pp. 105-126), and Chapter 7 (pp. 151-190), (Mar. 1999).

Affiliated with

Also associated with

Rating

Programmable logic device having regions of non-repairable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device having regions of non-repairable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device having regions of non-repairable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3776560