Memory device for controlling nonvolatile and volatile memories

Details Memory device for controlling nonvolatile and volatile memories Memory device for controlling nonvolatile and volatile memories

2007-09-04

2007-09-04

Peugh, Brian R. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C711S165000

Reexamination Certificate

active

10077778

ABSTRACT:
A memory device includes a nonvolatile memory capable of storing data, a volatile memory capable of being random-accessed, and a controller for transferring data between the nonvolatile memory and the volatile memory and enabling a pseudo access as if the volatile memory were externally directly accessed in accordance with an instruction through an external bus when the data transfer is not performed.

REFERENCES:
patent: 5121479 (1992-06-01), O'Brien
patent: 5357473 (1994-10-01), Mizuno et al.
patent: 5737342 (1998-04-01), Ziperovich
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5946714 (1999-08-01), Miyauchi
patent: 5987577 (1999-11-01), Miller et al.
patent: 6272587 (2001-08-01), Irons
patent: 6279072 (2001-08-01), Williams et al.
patent: 6279135 (2001-08-01), Nguyen et al.
patent: 6345333 (2002-02-01), Sassa et al.
patent: 6401168 (2002-06-01), Williams et al.
patent: 6480969 (2002-11-01), Hitz et al.
patent: 6496455 (2002-12-01), Takagi et al.
patent: 6591329 (2003-07-01), Kakinuma et al.
patent: 6763437 (2004-07-01), Nguyen et al.
patent: 2002/0029316 (2002-03-01), Williams et al.
Tanzawa et al., “A Compact On-Chip ECC for Low Cost Flash Memories”, © IEEE, p. 662-668.
Stassinopoulos et al., “Multiple Upset in Memories & Their Impact on Error Predictions and Sybsystem Designs”, © 1992 IEEE p. 519-525.
Chen et al., “A 2.7V only 8Mb×16 NOR Flash Memory”, © 1996 IEEE p. 172-173.
Ishibashi et al., “A 1.-V Adjustable I/O Interface for Low Voltage Fast SRAM's”, © 1992 IEEE, p. 674-677.
Aoki, et al. “A 60-ns 16-Mbit CMOS DRAM with a Transposed DATA-Line Structure”, © 1988 IEEE, p. 1113-1119.
Smith, “Intel's FLEXlogic FPGA Architecture” © 1993 IEEE, p. 378-384.
Yoon, et al., “A 2.5-V, 333-Mb/s/pin, 1-Gbit, Double-Data-Rate Synchronous DRAM”, © 1999 IEEE, p. 1589-1599.

Affiliated with

Also associated with

Rating

Memory device for controlling nonvolatile and volatile memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device for controlling nonvolatile and volatile memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device for controlling nonvolatile and volatile memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3774157