Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2007-05-15
2007-05-15
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S306000, C710S305000
Reexamination Certificate
active
10262360
ABSTRACT:
A method and apparatus for fixed latency subtractive decoding. The subtractive decoding device speculatively acknowledges a bus transaction within a fixed time period that is the same as the time period for positive decoding. Pipelining of a new bus transaction may therefore be accomplished each new time period. A bus transaction may be retried if no acknowledgement occurs within the fixed time period.
REFERENCES:
patent: 4110823 (1978-08-01), Cronshaw et al.
patent: 5715411 (1998-02-01), Verdun
patent: 5748918 (1998-05-01), Cho et al.
patent: 5864688 (1999-01-01), Santos et al.
patent: 5892931 (1999-04-01), Cohen et al.
patent: 5968151 (1999-10-01), Williams
patent: 6076128 (2000-06-01), Kamijo et al.
patent: 6088753 (2000-07-01), Sheafor et al.
“An Experimental Automatic Communication System for Air Traffic Control” by W. Deal (abstract only) Publication Date: Jun. 1959.
Intel Corporation, 21050 PCI-to-PCI Bridge Configuration, Application Note, Order No. 278033-001, Contents and p. 10, Aug. 1998.
Intel Corporation, 21154 PCI-to-PCI Bridge Configuration, Application Note, Order No. 278080-001, Contents and p. 10, Oct. 1998.
Muller, Hans, The Peripheral Component Interconnect: PCI local bus by Intel became the de facto local bus of computer industry and of future High Energy Physics Experiments, CERN/ECP-EDO RD24 Project, Presentation at CERN ECP, Feb. 23, 1998.
Edirisooriya Samantha J.
Jamil Sujat
Miner David E.
Nguyen Hang T.
O'Bleness R. Frank
Marvell International Ltd.
Ray Gopal C.
LandOfFree
System and apparatus for early fixed latency subtractive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and apparatus for early fixed latency subtractive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and apparatus for early fixed latency subtractive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3771292