Viterbi decoder and Viterbi decoding method

Details Viterbi decoder and Viterbi decoding method Viterbi decoder and Viterbi decoding method

2007-05-29

2007-05-29

Chase, Shelly (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

10673255

ABSTRACT:
In the Viterbi decoder for decoding a trellis-coded modulated signal of this invention, a path memory is constructed of a general RAM, whereby the circuit size and power consumption are reduced. A trace-back section traces back path select signals stored in a trace-back memory by a predetermined length. Using the number of a node through which a most likely path passes obtained by the tracing back and in accordance with a trellis diagram, a subset number generator section outputs coding bits relating to transition to the node concerned and a subset number. A selector section selectively outputs a noncoding bit relating to the transition to the node based on the subset number.

REFERENCES:
patent: 4583078 (1986-04-01), Shenoy et al.
patent: 4777636 (1988-10-01), Yamashita et al.
patent: 4905317 (1990-02-01), Suzuki et al.
patent: 5390198 (1995-02-01), Higgins
patent: 5446746 (1995-08-01), Park
patent: 5509021 (1996-04-01), Todoroki
patent: 5946361 (1999-08-01), Araki et al.
patent: 5987637 (1999-11-01), Thomas
patent: 5991341 (1999-11-01), Shin
patent: 5991343 (1999-11-01), Oh et al.
patent: 6031876 (2000-02-01), Oh et al.
patent: 6041433 (2000-03-01), Kamada
patent: 6094739 (2000-07-01), Miller et al.
patent: 6223324 (2001-04-01), Sinha et al.
patent: 6269129 (2001-07-01), Rhee et al.
patent: 6324226 (2001-11-01), Sasagawa
patent: 6337890 (2002-01-01), Maru
patent: 6385753 (2002-05-01), Hatakeyama
patent: 6408420 (2002-06-01), Todoroki
patent: 6452985 (2002-09-01), Hatakeyama et al.
patent: 6477208 (2002-11-01), Huff
patent: 2001/0049809 (2001-12-01), Miyauchi et al.
patent: 0967 730 (1999-12-01), None
patent: 5-335972 (1993-12-01), None
patent: 6-104942 (1994-04-01), None
patent: 11-186915 (1999-07-01), None
patent: 11-186919 (1999-07-01), None
patent: 11-186920 (1999-07-01), None
patent: 1998-057719 (1998-09-01), None
patent: WO 98/36500 (1998-08-01), None
Meier S R:, A Viterbi Decoder Architecture Based on Parallel Processing Elements: Proceeding of the Global Telecommunications Conference and Exhibition(Globecom), vol. 2, Dec. 2, 1990, pp. 1323-1327, ISBN: 0-87942-632-2.
Lin W W et al., “A Trellis Decoder for HDTV” IEEE Transactions on Consumer Electronics, IEEE Inc. New York, US, vol. 45, No. 3, Aug. 1999, pp. 571-576.
Korean Office Action issued in corresponding Korean Patent Application No. 10-2000-0057591, Dated Aug. 29, 2006.

Affiliated with

Also associated with

Rating

Viterbi decoder and Viterbi decoding method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Viterbi decoder and Viterbi decoding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Viterbi decoder and Viterbi decoding method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3769610