Method and apparatus for power efficient and scalable memory...

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

10982632

ABSTRACT:
Transmission of digital signals across a bus between an electronic device having a transmitter and another electronic device having a receiver with termination for both the transmitter and receiver being referenced to ground, such that the electronic device having the transmitter and the other electronic device having the receiver are able to be powered with differing decoupled voltages, such that the voltage employed by the electronic device having the transmitter is able to be lower than the voltage employed by the other electronic device having the receiver, and wherein the electronic device having the transmitter may transmit addresses and/or commands to the other device having the receiver using single-ended signaling, while both electronic devices may exchange data using differential signaling.

REFERENCES:
patent: 5264958 (1993-11-01), Johnson
patent: 6243776 (2001-06-01), Lattimore et al.
patent: 6493351 (2002-12-01), Shideler
patent: 6625163 (2003-09-01), Shideler et al.
patent: 6703866 (2004-03-01), Arimilli et al.
patent: 6812736 (2004-11-01), Best et al.
patent: 6831480 (2004-12-01), Shumarayev et al.
patent: 6894505 (2005-05-01), Gohel
patent: 6990618 (2006-01-01), Lulla et al.
patent: 2002/0180480 (2002-12-01), Dreps et al.
patent: 2004/0057525 (2004-03-01), Rajan et al.
“Samtec Q-Pairs(TM) Connectors Combine Differential & Single Ended Systems for High-Speed & Density”; ThomasNet; Press Release dated Jan. 1, 2002; all pages.
Compaq et al.; “Universal Serial Bus Specification”; Sep. 23, 1998; Revision 1.1; pp. 107-154.
Johnson et al. High-Speed Digital Design, A Handbook of Black Magic PTR Prentice Hall, Englewood cliffs, New Jersey, 1993, 9 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for power efficient and scalable memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for power efficient and scalable memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for power efficient and scalable memory... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3767487

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.