Semiconductor memory arrangements with crown shaped...

Details Semiconductor memory arrangements with crown shaped... Semiconductor memory arrangements with crown shaped...

2007-03-27

2007-03-27

Lewis, Monica (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S301000, C257S306000, C257SE27084

Reexamination Certificate

active

10914223

ABSTRACT:
A capacitor consisting of a storage electrode (19), a capacitor dielectric film (20) and a plate electrode (21) is formed in a trench formed through dielectric films (6, 8, 10and12) stacked on a semiconductor substrate (1) and buried wiring layers (9and11) are formed under the capacitor. As the capacitor is formed not in the semiconductor substrate but over it, there is room in area in which the capacitor can be formed and the difficultly of forming wiring is reduced by using the wiring layers (9and11) for a global word line and a selector line. As the upper face of an dielectric film (32) which is in contact with the lower face of wiring (34) in a peripheral circuit area is extended into a memory cell area and is in contact with the side of the capacitor (33), step height between the peripheral circuit area and the memory cell area is remarkably reduced.

REFERENCES:
patent: 4665608 (1987-05-01), Okamoto et al.
patent: 5218219 (1993-06-01), Ajika et al.
patent: 5278091 (1994-01-01), Fazan et al.
patent: 5279983 (1994-01-01), Ahn
patent: 5426399 (1995-06-01), Matsubayashi et al.
patent: 5578847 (1996-11-01), Aoki et al.
patent: 5623164 (1997-04-01), Auer et al.
patent: 5629539 (1997-05-01), Aoki et al.
patent: 5714779 (1998-02-01), Auer et al.
patent: 5804479 (1998-09-01), Aoki et al.
patent: 5834357 (1998-11-01), Kang
patent: 5895239 (1999-04-01), Jeng et al.
patent: 5939789 (1999-08-01), Kawai et al.
patent: 5952688 (1999-09-01), Madan
patent: 5981369 (1999-11-01), Yoshida et al.
patent: 6051466 (2000-04-01), Iwasa
patent: 6130449 (2000-10-01), Matsuoka et al.
patent: 6798005 (2004-09-01), Kimura et al.
patent: 2002/0192901 (2002-12-01), Kimura et al.
patent: 0862203 (1998-09-01), None
patent: 55-178894 (1979-06-01), None
patent: 56-58253 (1981-05-01), None
patent: 56-58254 (1981-05-01), None
patent: 56-58255 (1981-05-01), None
patent: 57-112066 (1982-07-01), None
patent: 59-82761 (1984-05-01), None
patent: 57-192478 (1984-10-01), None
patent: 59-231351 (1984-12-01), None
patent: 59-231851 (1984-12-01), None
patent: 62-128168 (1987-06-01), None
patent: 62-213273 (1987-09-01), None
patent: 63-293967 (1988-11-01), None
patent: 1-137666 (1989-05-01), None
patent: 1-179449 (1989-07-01), None
patent: 3-167874 (1991-07-01), None
patent: 3-214670 (1991-09-01), None
patent: 4-10651 (1992-01-01), None
patent: 404357861 (1992-12-01), None
patent: 5-291526 (1993-11-01), None
patent: 6-302764 (1994-10-01), None
patent: 7-7084 (1995-01-01), None
patent: 5-167031 (1995-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory arrangements with crown shaped... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory arrangements with crown shaped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory arrangements with crown shaped... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3761418