Low-speed DLL employing a digital phase interpolator based...

Details Low-speed DLL employing a digital phase interpolator based... Low-speed DLL employing a digital phase interpolator based...

2007-04-24

2007-04-24

Tewillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

C377S078000, C375S280000

Reexamination Certificate

active

11474681

ABSTRACT:
A low-speed DLL facilitates a deskewed interface between a high-speed RX data demultiplexer circuit directly to an Application Specific Integrated Circuit (ASIC) with which it is integrated by locking a 156 MHz ASIC clock to a 156 MHz reference derived from a high speed 2.5 GHz clock. The DLL employs a digital interpolator to generate 32 phases of the 156 MHz clock. The digital interpolator supplies the phases using a double clocked shift register with recirculating feedback. The shift register is double clocked using the 2.5 GHz clock. The register outputs are tapped and fed to a 32:1 multiplexer having a phase select input that is controlled by the phase difference signal generated by the DLL. The phase difference control signal is converted to a digital representation of its magnitude by which the requisite number of phase shift increments may be selected. The phase chosen is that which eliminates any difference in the phases of the 156 MHz clock that clocks the data transmitted to the ASIC domain and the clock that is used in the ASIC domain to latch the data. Thus, the interpolator takes advantage of the availability of the high-speed clock to generate a sufficient number of phases for a low speed DLL.

REFERENCES:
patent: 5084903 (1992-01-01), McNamara et al.
patent: 6341149 (2002-01-01), Bertacchini et al.
patent: 6735731 (2004-05-01), Ewen et al.

Affiliated with

Also associated with

Rating

Low-speed DLL employing a digital phase interpolator based... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-speed DLL employing a digital phase interpolator based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-speed DLL employing a digital phase interpolator based... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3757355