Static information storage and retrieval – Systems using particular element – Capacitors
Reexamination Certificate
2007-07-24
2007-07-24
Yoha, Connie C. (Department: 2827)
Static information storage and retrieval
Systems using particular element
Capacitors
C365S189090, C365S233100, C365S230010, C257S301000, C257S302000
Reexamination Certificate
active
11397811
ABSTRACT:
Conductive lines constituting word lines of memory cells and conductive lines constituting memory cell plate electrodes are formed in the same interconnecting layer in a memory device including a plurality of memory cells each including a capacitor for storing data in an electrical charge form. By forming the capacitors of the memory cells into a planar capacitor configuration, a step due to the capacitors is removed. Thus, a dynamic semiconductor memory device can be formed through CMOS process, and a dynamic semiconductor memory device suitable for merging with logic is achieved. Data of 1 bit is stored by two memory cells, and data can be reliably stored even if the capacitance value of the memory cell is reduced due to the planar type capacitor.
REFERENCES:
patent: 5013679 (1991-05-01), Kumagai et al.
patent: 5495440 (1996-02-01), Asakura
patent: 5798545 (1998-08-01), Iwasa et al.
patent: 6023438 (2000-02-01), Tanaka et al.
patent: 6038160 (2000-03-01), Nakane et al.
patent: 6081036 (2000-06-01), Hirano et al.
patent: 6088286 (2000-07-01), Yamauchi et al.
patent: 6151244 (2000-11-01), Fujino et al.
patent: 6240006 (2001-05-01), Kawasaki
patent: 6297985 (2001-10-01), Kang
patent: 6392942 (2002-05-01), Noda et al.
patent: 6573613 (2003-06-01), Arimoto et al.
patent: 6781915 (2004-08-01), Arimoto et al.
patent: 6785157 (2004-08-01), Arimoto et al.
patent: 6898137 (2005-05-01), Arimoto et al.
patent: 7020039 (2006-03-01), Tran et al.
patent: 2002/0141228 (2002-10-01), Fujino
K. Fujishima, et al “A Storage-Node-Boosted RAM With Word-Line Delay Compensation” IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, Oct. 1982, pp. 872-876.
U.S. Appl. No. 09/760,804, filed Jan. 17, 2001, pat. No. 6459113.
Arimoto Kazutami
Shimano Hiroki
McDermott Will & Emery LLP
Renesas Technology Corp.
Yoha Connie C.
LandOfFree
Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3749040