Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2007-05-08
2007-05-08
Zarneke, David A. (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C324S755090, C257SE21531
Reexamination Certificate
active
11083057
ABSTRACT:
The present invention is directed toward apparatus and methods of testing and assembling bumped die and bumped devices using an anisotropically conductive layer. In one embodiment, a semiconductor device comprises a bumped device having a plurality of conductive bumps formed thereon, a substrate having a plurality of contact pads distributed thereon and approximately aligned with the plurality of conductive bumps, and an anisotropically conductive layer disposed between and mechanically coupled to the bumped device and to the substrate. The anisotropically conductive layer electrically couples each of the conductive bumps with a corresponding one of the contact pads. In another embodiment, an apparatus for testing a bumped device having a plurality of conductive bumps includes a substrate having a plurality of contact pads distributed thereon and substantially alignable with the plurality of conductive bumps, and an anisotropically conductive layer disposed on the first surface and engageable with the plurality of conductive bumps to electrically couple each of the conductive bumps with a corresponding one of the contact pads. Alternately, the test apparatus may also include an alignment device or a bumped device handler. In another embodiment, a method of testing a bumped device includes engaging a plurality of contact pads with an anisotropically conductive layer, engaging the plurality of conductive bumps with the anisotropically conductive layer substantially opposite from and in approximate alignment with the plurality of contact pads, forming a plurality of conductive paths through the anisotropically conductive layer so that each of the conductive bumps is electrically coupled to one of the contact pads, and applying test signals through at least some of the contact pads and the conductive paths to at least some of the conductive bumps.
REFERENCES:
patent: 4857482 (1989-08-01), Saito et al.
patent: 5001542 (1991-03-01), Tsukagoshi et al.
patent: 5136365 (1992-08-01), Pennisi et al.
patent: 5143785 (1992-09-01), Pujol et al.
patent: 5221417 (1993-06-01), Basavanhally
patent: 5225966 (1993-07-01), Basavanhally et al.
patent: 5330684 (1994-07-01), Emori et al.
patent: 5366906 (1994-11-01), Wojnarowski et al.
patent: 5410807 (1995-05-01), Bross et al.
patent: 5519332 (1996-05-01), Wood et al.
patent: 5543724 (1996-08-01), Christopher
patent: 5641996 (1997-06-01), Omoya et al.
patent: 5672979 (1997-09-01), Christopher
patent: 5720843 (1998-02-01), Lee
patent: 5769996 (1998-06-01), McArdle et al.
patent: 5789278 (1998-08-01), Akram et al.
patent: 5796264 (1998-08-01), Farnworth et al.
patent: 5903056 (1999-05-01), Canning et al.
patent: 5971253 (1999-10-01), Gilleo et al.
patent: 6002180 (1999-12-01), Akram et al.
patent: 6011307 (2000-01-01), Jiang et al.
patent: 6037786 (2000-03-01), Palagonia
patent: 6063647 (2000-05-01), Chen et al.
patent: 6121689 (2000-09-01), Capote et al.
patent: 6137183 (2000-10-01), Sako
patent: 6150717 (2000-11-01), Wood et al.
patent: 6153939 (2000-11-01), Wang et al.
patent: 6188232 (2001-02-01), Akram et al.
patent: 6204564 (2001-03-01), Miyata et al.
patent: 6246014 (2001-06-01), Pommer
patent: 6259159 (2001-07-01), Dalal et al.
patent: 6260264 (2001-07-01), Chen et al.
patent: 6288451 (2001-09-01), Tsao
patent: 6297560 (2001-10-01), Capote et al.
patent: 6486552 (2002-11-01), Wark
patent: 6492738 (2002-12-01), Akram et al.
patent: 6509647 (2003-01-01), Akram et al.
patent: 6562637 (2003-05-01), Akram et al.
patent: 6599776 (2003-07-01), Akram et al.
patent: 6617687 (2003-09-01), Akram et al.
patent: 6646286 (2003-11-01), Akram
patent: 6696757 (2004-02-01), Yunus et al.
patent: 6791185 (2004-09-01), Akram et al.
patent: 6876089 (2005-04-01), Akram et al.
patent: 3-215894 (1993-02-01), None
patent: 09162230 (1997-06-01), None
Akram Salman
Farnworth Warren M.
Wood Alan G.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Zarneke David A.
LandOfFree
Apparatus and methods of testing and assembling bumped... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods of testing and assembling bumped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods of testing and assembling bumped... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3747484