Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-07-24
2007-07-24
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S692000, C438S693000
Reexamination Certificate
active
10867407
ABSTRACT:
Processes are disclosed for producing electronic interconnect devices, particularly semi-conductor wafers, with metal interconnect traces thereon wherein the surface of said device has improved planarity. Said planarity is achieved initially through the use of pulse reverse electrolytic plating techniques. Planarity is further enhanced by cathodically protecting the metal interconnect traces during the polishing operation. Cathodic protection is achieved by overtly applying a cathodic charge to said traces and/or by contacting said traces, during polishing, with a metal that is capable of sacrificial corrosion when in contact with the metal of the interconnect traces.
REFERENCES:
patent: 6004880 (1999-12-01), Liu et al.
patent: 6066030 (2000-05-01), Uzoh
patent: 6149830 (2000-11-01), Lin et al.
patent: 6264536 (2001-07-01), Crevasse et al.
patent: 6413403 (2002-07-01), Lindquist et al.
patent: 6522010 (2003-02-01), McTeer
patent: 6537144 (2003-03-01), Tsai et al.
patent: 6722950 (2004-04-01), Dabral et al.
patent: 6797623 (2004-09-01), Sato et al.
patent: 7098133 (2006-08-01), Kim
patent: 2001/0024878 (2001-09-01), Nakamura
patent: 2001/0036746 (2001-11-01), Sato et al.
patent: 2003/0015435 (2003-01-01), Volodarsky et al.
patent: 2003/0183530 (2003-10-01), Chou et al.
patent: 2003/0194953 (2003-10-01), McClain et al.
patent: 2004/0009659 (2004-01-01), Kim
patent: 2004/0009668 (2004-01-01), Catabay et al.
patent: 2004/0182720 (2004-09-01), Sato et al.
patent: 2004/0235297 (2004-11-01), Lin
patent: 2005/0016960 (2005-01-01), Nogami et al.
patent: 2005/0082165 (2005-04-01), Sato et al.
patent: 2005/0173260 (2005-08-01), Basol et al.
patent: 2006/0009033 (2006-01-01), Basol et al.
patent: 2006/0030156 (2006-02-01), Butterfield et al.
patent: 2006/0117667 (2006-06-01), Siddiqui et al.
patent: 2006/0118425 (2006-06-01), Basol et al.
Carmody & Torrance LLP
J.G. Systems Inc.
Wilczewski M.
LandOfFree
Method and composition to minimize dishing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and composition to minimize dishing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and composition to minimize dishing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3747230