Memory unit and branched command/address bus architecture...

Details Memory unit and branched command/address bus architecture... Memory unit and branched command/address bus architecture...

2007-03-06

2007-03-06

Rinehart, Mark H. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus expansion or extension

C711S200000

Reexamination Certificate

active

10325250

ABSTRACT:
A branched command/address bus architecture between a memory register and a plurality of memory units includes a main bus connected to the memory register. A first sub-bus is connected to the main bus and branches into a first number of memory unit buses, wherein each of them is connected to a command/address input of a memory unit associated with the same. A second sub-bus is also connected to the main bus and branches into a second number of memory unit buses, wherein each of them is connected to a command/address input of a memory unit associated with the same, wherein the second number is smaller than the first number. Further, the second sub-bus branches into a number of auxiliary buses, wherein the number of auxiliary buses corresponds to the difference between the first number and the second number, wherein each auxiliary bus is capacitively loaded corresponding to the memory unit buses and does not serve for driving a memory unit.

REFERENCES:
patent: 5101478 (1992-03-01), Fu et al.
patent: 5109168 (1992-04-01), Rusu
patent: 5216637 (1993-06-01), Vaillancourt
patent: 6028781 (2000-02-01), Vogley et al.
patent: 6338113 (2002-01-01), Kubo et al.
patent: 6349051 (2002-02-01), Klein
patent: 6411539 (2002-06-01), Funaba et al.
patent: 6819625 (2004-11-01), Ruckerbauer et al.
patent: 2002/0083255 (2002-06-01), Greeff et al.
patent: 2003/0005209 (2003-01-01), Ozawa
patent: 100 08 585 (2000-10-01), None
patent: 0 501 652 (1992-09-01), None
patent: 1383052 (2004-01-01), None
patent: 2000 242 687 (2000-09-01), None
patent: WO 00/01207 (2000-01-01), None
patent: WO 00/75796 (2000-12-01), None

Affiliated with

Also associated with

Rating

Memory unit and branched command/address bus architecture... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory unit and branched command/address bus architecture..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory unit and branched command/address bus architecture... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3744957