Memory controller device

Details Memory controller device Memory controller device

2007-05-15

2007-05-15

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S100000, C711S154000, C713S500000

Reexamination Certificate

active

10893206

ABSTRACT:
A memory controller device. The memory controller includes a first circuit to capture a first bit of data in response to a rising edge of a strobe signal and a second circuit to capture a second bit of data in response to a falling edge of the strobe signal. The memory controller device also includes a first register circuit coupled with the first circuit where, in operation, the first register circuit samples the first bit of data from the first circuit in response to a clock signal and is adjustable to select which transition of the clock signal is employed to sample the first bit of data. The memory controller device additionally includes a second register circuit coupled with the second circuit. The second register circuit, in operation, samples the second bit of data from the second circuit in response to the clock signal and is adjustable to select which transition of the clock signal is employed to sample the second bit of data.

REFERENCES:
patent: 4415984 (1983-11-01), Gryger et al.
patent: 4970418 (1990-11-01), Masterson
patent: 5768624 (1998-06-01), Ghosh
patent: 5909701 (1999-06-01), Jeddeloh
patent: 6141765 (2000-10-01), Sherman
patent: 6199135 (2001-03-01), Maahs et al.
patent: 6311285 (2001-10-01), Rodriguez et al.
patent: 6345328 (2002-02-01), Rozario et al.
patent: 6401213 (2002-06-01), Jeddeloh
patent: 6604203 (2003-08-01), Mu et al.
patent: 6647506 (2003-11-01), Yang et al.
patent: 2001/0039602 (2001-11-01), Kanda et al.
patent: 2002/0087817 (2002-07-01), Tomaiuolo et al.
patent: 2002/0122348 (2002-09-01), Lee et al.
patent: 1028429 (2000-08-01), None
patent: WO 0215195 (2002-02-01), None
Steven A. Przybytski, “New DRAM Technologies-A Comprehensive Analysis Of The New Architectures”, MicroDesign Resources, pp. iii-xiv, pp. 119-203 (1994).
Yang et al., “F.P. 12.4: A 0.8 μm CMOS 2.5Gb/s Oversampled Receiver for Serial Links”, IEEE International Sold-State Circuits Conference (1996).
Sidiropoulos et al., “SA 20.2: A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHZ Operating Range”, IEEE International Solid-State Circuits Conference, pp. 332-333 (1997).
Dr. Jake Baker, “DDR SDRAM Functionality and Controller Read Data Capture”, vol. 8, Issue 3, third quarter 1999, pp. 1-24.
Published International Search Report for PCT application of Rambus, Inc., PCT/US 03/34992, dated Jun. 22, 2004.

Affiliated with

No affiliations

Also associated with

Rating

Memory controller device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3740767