Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-01-09
2007-01-09
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C365S200000, C365S201000, C365S230010
Reexamination Certificate
active
10387520
ABSTRACT:
A memory section includes an array of a plurality of memory elements, an address selecting circuit, a data selecting circuit having a data writing section for being driven for writing or reading normal data or test data, and a data reading section for generating an output to represent a positive and a negative of a read value of stored data from the memory elements. A memory controlling section includes a computing means for inputting/outputting, computing, storing, or controlling data and control information, a nonvolatile defect-and-fault recovery table used for holding an inherent history of a semiconductor memory, registering a detected defect or fault, and mapping the memory element by the unit of address or by the unit of data selection path of the memory element to a registered alternative address or data selection path, and a controlling and storing means for storing data, information for control or test, or a processing procedure.
REFERENCES:
patent: 4479214 (1984-10-01), Ryan
patent: 5502729 (1996-03-01), Nakata
patent: 5528553 (1996-06-01), Saxena
patent: 5537631 (1996-07-01), Wong et al.
patent: 5758056 (1998-05-01), Barr
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6308293 (2001-10-01), Shimono
patent: 6404683 (2002-06-01), Yumoto
patent: 6442085 (2002-08-01), Fragano et al.
Kawamoto et al., Session XVIII: 256K/1 Mb DRAMs—II, 1984 IEEE International Solid-State Circuits Conference pp. 276-277.
Yamaoka et al, “A system LSI memory redundancy technique using an ie-Flash (inverse-gate-electrode flash) programming circuit”, 2001 Symposium on VLSI Circuits Digest of Technical Papers, pp. 71-72.
Beausoliel Robert
Guyton Philip
Oliff & Berridg,e PLC
LandOfFree
Semiconductor memory and method of testing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory and method of testing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory and method of testing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3731794