Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1996-12-12
2000-03-07
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
714766, 711145, 711163, G06F 1214
Patent
active
060353813
ABSTRACT:
A data memory unit including a main memory data storage portion that is accessed by a row address and a column address representing all of the bits of a given address and a main memory key data storage portion that is accessed by just the row address which is fewer that all of the bits of the given address are integrated into a single semiconductor chip. A data storage apparatus is composed of a plurality of such data memory units. The main memory key data storage portion can be increased at the same time as when the capacity of the main memory is increased, thereby simplifying the process of increasing main memory size.
REFERENCES:
patent: 3576544 (1971-04-01), Cordero, Jr. et al.
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4441152 (1984-04-01), Matsuura et al.
patent: 4472790 (1984-09-01), Burk et al.
patent: 4514847 (1985-04-01), Tateishi et al.
patent: 4589064 (1986-05-01), Chiba et al.
patent: 4947318 (1990-08-01), Mineo
patent: 4999770 (1991-03-01), Ara et al.
patent: 5163096 (1992-11-01), Clark et al.
patent: 5426752 (1995-06-01), Takahasi et al.
patent: 5498990 (1996-03-01), Leung et al.
Mita Kimiko
Tanaka Atsushi
Hitachi , Ltd.
Peikari B. James
LandOfFree
Memory device including main memory storage and distinct key sto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device including main memory storage and distinct key sto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device including main memory storage and distinct key sto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373055